NA Silicon Wafer Committee Meeting Summary and Minutes

Size: px
Start display at page:

Download "NA Silicon Wafer Committee Meeting Summary and Minutes"

Transcription

1 NA Silicon Wafer Committee Meeting Summary and Minutes Next Committee Meeting July 13, 2010 SEMICON West, San Francisco, CA NA Spring Meetings March 30, 2010, 13:30 16:30 Intel, Santa Clara, CA Table 1 Meeting Attendees Co-Chairs: Dinesh Gupta (Semiconductor Technology and Applications), Noel Poduje (Semiconductor Metrology and Standards) SEMI Staff: James Amano Company Last First Company Last First Materials and Metrology Bullis Murray MEMC Zimmerman Jeremy SEMATECH Ferrell Jackie Wagner Peter KLA-Tencor Yoshise Masanori Intel Goldstein Michael SEMI Okuda Ken Silicon Solar Perroots Len SEMI Trio Paul Attachments from this meeting can be found on the SEMI Web site at: Table 2 Leadership Changes None Table 3 Ballot Results (or move to Section 4, Ballot Review) Passed ballots and line items will be submitted to the ISC Audit & Review Subcommittee for procedural review. Failed ballots and line items were returned to the originating task forces for re-work and re-balloting. Document # Document Title Committee Action 4624B New Standard: Specification for Developmental 450 mm Diameter Polished Single Passed Crystal Silicon Wafers Reapproval of SEMI MF Test Method For Measuring Surface Sodium Passed 4914 Aluminum Potassium And Iron On Silicon And Epi Substrates By Secondary Ion Mass Spectrometry 4915 Reapproval of SEMI MF Test Method for Measuring Nitrogen Concentration Failed in Silicon Substrates by Secondary Ion Mass Spectrometry 4916 Withdrawal of SEMI MF399-00a Test Method For Thickness Heteroepitaxial Or Passed Polysilicon Layers Table 4 Authorized Ballots ***Cycles 3 and *** Document # Document Title Task Special Condition 4813 Revision of SEMI M Guide for Specifying Geometry Measurement Systems for Silicon Wafers for the 130 nm to 22 nm International Advanced Wafer Geometry Task NA Silicon Wafer Committee 1 March 30, 2010

2 4915A Technology Generations Reapproval of SEMI MF Test Method for Measuring Nitrogen Concentration in Silicon Substrates by Secondary Ion Mass Spectrometry Withdrawal of SEMI M , Specification for Silicon-on- Insulator (SOI) Wafers for CMOS LSI Applications Revision of SEMI M , Terminology for Silicon Technology and the following standards: SEMI M , SEMI M , SEMI M e, SEMI MF , SEMI MF , AND SEMI MF Revision to SEMI M SPECIFICATION FOR POLYCRYSTALLINE SILICON Revision to SEMI M GUIDE FOR A UNIVERSAL WAFER GRID Revision to SEMI M PRACTICE FOR ESTABLISHING A WAFER COORDINATE SYSTEM Withdrawal of SEMI M GUIDE FOR EVALUATING CHEMICAL-MECHANICAL POLISHING PROCESSES ON FILMS ON UNPATTERNED SILICON SUBSTRATES Revision to SEMI M GUIDE FOR ASSIGNING ADDRESSES TO RECTANGULAR ELEMENTS IN A CARTESIAN ARRAY Revision to SEMI MF TEST METHOD FOR SHEET RESISTANCE UNIFORMITY EVALUATION BY IN-LINE FOUR-POINT PROBE WITH THE DUAL-CONFIGURATION PROCEDURE Revision to SEMI MF PRACTICE FOR DETERMINATION OF UNIFORMITY OF THIN FILMS International Terminology Task International Terminology Task All relevant specifications for 200 and 150 mm wafers for LSI applications are included in the recently published M Document 4817 will cover only the terminology issues in a single line item. The task force will work with the GOI Task to revise the document along with SEMI M60 NA Silicon Wafer Committee 2 March 30, 2010

3 ON SILICON WAFERS Revision to SEMI MF TEST METHOD FOR PHOTOLUMINESCENSE ANALYSIS OF SINGLE CRYSTAL SILICON FOR III-V IMPURITIES Revision to SEMI MF PRACTICE FOR ANALYSIS OF CRYSTALLOGRAPHIC PERFECTION OF SILICON INGOTS Revision to SEMI MF PRACTICE FOR ANALYSIS OF CRYSTALLOGRAPHIC PERFECTION OF SILICON WAFERS Revision to SEMI MF PRACTICE FOR DETECTION OF OXIDATION INDUCED DEFECTS IN POLISHED SILICON WAFERS Revision to SEMI MF GUIDE FOR SELECTION AND USE IF ETCHING SOLUTIONS DELINEATE STRUCTURAL DEFECTS IN SILICON Revision to SEMI MF TEST METHOD FOR COUNTING PREFERENTIAL ETCHED OR DECORATED SURFACE DEFECTS IN SILICON WAFERS Revision to SEMI MF TEST METHODS FOR ANALYZING ORGANIC CONTAMINANTS ON SILICON WAFER SURFACES BY THERMAL DESORPTION GAS CHROMATOGRAPHY Note: SNARFs and TFOFs are available for review on the SEMI Web site at: Table 4 New Action Items Item # Assigned to Details 01 Kevin Nguyen (SEMI) Kevin Nguyen to include reapproval ballot for SEMI MF TEST METHOD FOR MEASURING NITROGEN CONCENTRATION IN SILICON SUBSTRATES BY SECONDARY ION MASS SPECTROMETRY in Cycle NA Silicon Wafer Committee 3 March 30, 2010

4 Table 4 New Action Items Item # Assigned to Details 02 Kevin Nguyen (SEMI) Kevin Nguyen (SEMI) to issue revision ballots for M16, M17, M20, M21, MF 1529, MF 1618, MF 1389, MF 1725, MF 1726, MF 1727, MF 1809, MF 1810, MF Kevin Nguyen (SEMI) Kevin Nguyen to contact KLA-Tencor with request for Letter of Assurance Murray Bullis Murray Bullis and Kevin Nguyen to investigate potential patent issues related to (Materials and Metrology), Kevin ESFQR in M1. Nguyen (SEMI) Test Method TF Test Method TF to further consider US , US , and JP and MF1708 and MF1723 and report their findings to the Silicon Wafer Committee at SEMICON West. 06 Kevin Nguyen (SEMI) Kevin Nguyen to issue a withdrawal ballot for M47 in Cycle Table 5 Previous Meeting Action Items Item # Assigned to Details Murray Bullis (Materials and Metrology) Kevin Nguyen (SEMI) Murray to inform appropriate task force leaders to place outstanding standards for 5 year review on their meeting agendas CLOSED Kevin Nguyen to make sure the AWG attendee list is accurate and to circulate latest copy of doc. 3335D for comment and meeting minutes among AWG TF members. CLOSED 1 Welcome, Reminders, and Introductions Committee Co-Chair Noel Poduje called the meeting to order at 13:35. The meeting reminders on antitrust issues, intellectual property issues and holding meetings with international attendance were reviewed. Attendees introduced themselves. Attachment: Required Elements July 9, 2009 rev 4.ppt 2 Review of Previous The committee reviewed the minutes of the previous meeting. Motion: To approve the minutes as written. By / 2 nd : Murray Bullis (Materials and Metrology)/Michael Goldstein (Intel) Vote: 7-0 Attachment: MinSiWfr1109.doc NA Silicon Wafer Committee 4 March 30, 2010

5 3 Liaison Reports 3.1 Europe Silicon Wafer Committee Peter Wagner reported. Of note: M : Test Method for Determining Wafer Flatness Using the Moving Average Qualification Metric Based on Scanning Lithography, a Preliminary Standard, expired in March The EU TC will next meet during Intersolar (Munich, Germany) in June Attachment: EU_Silicon_Wafer_Liaison_ ppt 3.2 Japan Silicon Wafer Committee Ken Okuda (SEMI Japan) reported for the Japan Silicon Wafer Committee. Of note: Two recent ballots were approved by the committee but failed subsequent procedural review. o Doc.#4624A, New Standard: Specification for Developmental 450 mm Diameter Polished Single Crystal Silicon Wafers 4624B will be adjudicated at today s meeting o Doc.#4635B, Revision of M (Preliminary): Practice for Determining Wafer-Near-Edge Geometry Using Roll-Off Amount, ROA As M69 had expired, the revision ballot was a procedural violation. A ballot for a New Standard will be issued in Cycle 3. Attachment: JP_SW_NA Spring Meetings 2010.ppt 3.3 SEMI Staff Report Paul Trio (SEMI) presented. Of note: SEMICON West 2010 July in San Francisco, California NA Standards Fall 2010 Meetings To be held in early November, in San Jose, California or offsite by companies able to host entire meeting set Attachment: NA Staff Report (Spring 2010) Wed_Thu.ppt 4 Ballot Review 4.1 Document 4624B: New Standard: Specification For Developmental 450 Mm Diameter Polished Single Crystal Silicon Wafers This document passed committee review as balloted. Refer to the below attachment for the details of ballot adjudication. Motion: Document 4624B has passed committee review as balloted, and will be forwarded to the A&R Subcommittee for procedural review By / 2 nd : Murray Bullis (Materials and Metrology)/Dinesh Gupta (STS) Attachment: 4624B.doc NA Silicon Wafer Committee 5 March 30, 2010

6 4.2 Document 4914: Reapproval of SEMI MF Test Method For Measuring Surface Sodium Aluminum Potassium And Iron On Silicon And Epi Substrates By Secondary Ion Mass Spectrometry This document passed committee review as balloted. Refer to the below attachment for the details of ballot adjudication. Motion: Document 4914 has passed committee review as balloted, and will be forwarded to the A&R Subcommittee for procedural review By / 2 nd : Dinesh Gupta (STS)/Len Peroots (Silicon Solar) Attachment: 4914B.doc 4.3 Document 4915 Reapproval of SEMI MF Test Method for Measuring Nitrogen Concentration in Silicon Substrates by Secondary Ion Mass Spectrometry An incorrect ballot was posted to the Web for voting, as described in Tetsuya Nakai s (SUMCO) negative: The title of Document 4915 (Test Method for Measuring Nitrogen Concentration in Silicon Substrates by Secondary Ion Mass Spectrometry) is inconsistent with SEMI MF (Practices for Monitoring Non-Contact Dielectric Characterization Systems Through Use of Special Reference Wafers). The ballot was intended to reapprove SEMI MF rather than SEMI MF Motion: To find Tetsuya Nakai s (SUMCO) negative related and persuasive. By / 2 nd : Dinesh Gupta (STS)/Murray Bullis (Materials and Metrology) Motion: To issue a ballot for 4915A (Reapproval of SEMI MF ) in Cycle By / 2 nd : Dinesh Gupta (STS)/Mike Goldstein (Intel) Action Item: Kevin Nguyen (SEMI) to include reapproval ballot for SEMI MF TEST METHOD FOR MEASURING NITROGEN CONCENTRATION IN SILICON SUBSTRATES BY SECONDARY ION MASS SPECTROMETRY in Cycle Attachment: Si Wafer cycle 2 ballot result.doc 4.4 Document 4916: Withdrawal of SEMI MF399-00a Test Method For Thickness Heteroepitaxial Or Polysilicon Layers This document passed committee review. Refer to the below attachment for the details of ballot adjudication. Attachment: 4916.doc 5 Subcommittee & Task Reports mm Task Mike Goldstein (Intel ). The main focus of the TF has been on 4624B, adjudicated by the committee at today s meeting. At the TF s next meeting in SEMICON West, the TF will review the updated drawing of edge profile in the Related Information of 4624B, and also review parameter tables to see if changes are required The TF will also plan for including a 450mm prime wafer spec in M1. Attachment: 450mm TF spring 10 report to silicon committee.ppt NA Silicon Wafer Committee 6 March 30, 2010

7 5.2 Int l Epitaxial Wafer TF Dinesh Gupta reported. The TF is working on a revision to M62: Specification for Silicon Epitaxial Wafers Discussions were held on a draft table for EPI for 22 nm technology. Several responses were received from Intel, IBM, SUMCO, MEMC, Siltronic, and other companies. Based on discussion, the table and table notes will be revised and the revised table will be presented at the next meeting for further consideration. Attachment: MinEpiTF0310 v2.doc 5.3 Int l Polished Wafer TF Murray Bullis reported. The BMD test method developed in Japan has been completed as JEITA EM 3508, and these BMD requirements need to be added to SEMI M1. Motion: To approve a SNARF to revise M1 to include BMD requirements. By / 2 nd : Mike Goldstein (Intel)/Murray Bullis (Materials and Metrology) The Photovoltaic Committee has developed a definition for ingot that is broader than the one currently in M59. Motion: To approve a SNARF to revise M59 to update the definition of ingot in M59. By / 2 nd : Murray Bullis (Materials and Metrology)/ Mike Goldstein (Intel) Attachment: PW Minutes.ppt 5.4 Advanced Wafer Geometry TF Noel Poduje reported. The TF met earlier in the day to contact a preliminary review of 3335D: New Standard: Guide For Determining Nanotopography Of Unpatterned Silicon Wafers For The 130 Nm To 22 Nm Generations In High Volume Manufacturing o 3335D received a single negative, from John Valley, who agreed to withdraw the negative following the TF discussion. Attachments: Cycle 1 Silicon Wafer result.doc Document 4813: Revision to M49 to include ERO o The latest draft of the 4813 incorporates new reference wafer values for ZDD for the 45, 32 and 22 nm nodes, including 1 mm EE for only the 22 nm node. The TF recommends that this draft be balloted in Cycle 3. Motion: To ballot 4813 in Cycle By / 2 nd : Masanori Yoshise (KLA Tencor)/ Mike Goldstein (Intel) NA Silicon Wafer Committee 7 March 30, 2010

8 Attachment: 2010_0329 Poduje Minutes ADVANCED WAFER GEOMETRY TF SJC rev 1.doc 5.5 International Terminology TF Murray Bullis reported. Six documents related to GOI are included in document The GOI Task in Japan objected to the inclusion of a second line item related to the revision of SEMI M51. Specifically, the GOI TF was concerned that the Terminology Task would modify the technical content of the document. Murray explained that the Terminology TF decided to remove line item 2 from the present ballot and work with the GOI Task to revise the document along with SEMI M60 The current ballot of document 4817 will cover only the terminology issues in a single line item Attachments: Terminology Minutes.ppt Proposal_on_M51_Revision_r1.1a.ppt 5.6 Methods TF Dinesh Gupta reported. Three ballots were reviewed. Two ballots; Document 4914 Reapproval of SEMI MF and Document Withdrawal of SEMI MF399-00a passed clean. Ballot Document Reapproval of SEMI MF Ballot administratively incorrect. Document needs to re-ballot. Certain patent issues were discussed. These issues are reported later in this report. Attachments: MinTestMethodsMtg0310.doc 6 Old Business 6.1 Review of Standards due for five-year review Murray Bullis presented a file containing Standards due for five-year review. Motion: To issue revision ballots for M16, M17, M20, M21, MF 1529, MF 1618, MF 1389, MF 1725, MF 1726, MF 1727, MF 1809, MF 1810, MF By / 2 nd : Murray Bullis (Materials and Metrology)/Dinesh Gupta (STA) Action Item: Kevin Nguyen (SEMI) to issue revision ballots for M16, M17, M20, M21, MF 1529, MF 1618, MF 1389, MF 1725, MF 1726, MF 1727, MF 1809, MF 1810, MF Attachment: 5 year_review Materials Volume xls 7 New Business 7.1 SEMICON West Schedule Dinesh Gupta presented an initial draft agenda for SEMICON West, with Silicon Wafer TF meetings on Monday (July 12) and Tuesday (July 13) and the committee meeting on Tuesday (July 13). Peter Wagner requested that conflict with the PV Analytical Test Method TF and PV Materials TF be avoided. Peter Wagner commented that the following TFs would be meeting at Intersolar (Munich, Germany) in June o Methods TF and Advanced Wafer Geometry TF Attachment: SchSiWfr0710Tentative v2.xls NA Silicon Wafer Committee 8 March 30, 2010

9 7.2 Patent Review The AWG TF and Test Method TF are considering several patents and their relation to existing Standards and upcoming ballots Document 4813: Revision to M , Guide for Specifying Geometry Measurement Systems for Silicon Wafers for the 130 nm to 22 nm Technology Generations Among other changes, this revision adds the ESFQR parameter to M49. The calculation of the metrics of ESFQR is the subject of U.S. Patent 7,324,917, owned by KLA-Tencor Corporation. KLA-Tencor has previously submitted a letter to SEMI stating that KLA-Tencor will negotiate licenses under reasonable and non-discriminatory conditions with any company wishing to use its patented technology in patent 7,324,917 in using, complying, or implementing document 4554 (now SEMI M67). As the content in document 4813 related to ESFQR is unlikely to change, the committee chose to make its decision on potential materiality at today s meeting. Motion: To find U.S. Patent 7,324, 917 potentially material to document By / 2 nd : Mike Goldstein (Intel)/Murray Bullis (Materials and Metrology) Motion: To find the use of the potentially material content from U.S. Patent 7,324, 917 in document 4813 technically justified. By / 2 nd : Mike Goldstein (Intel)/Murray Bullis (Materials and Metrology) In accordance with Regulations , as the technical committee determined on technical grounds that the patented technology might be material to the Document, the responsible Standards staff shall ask the holder (or holders) of the rights to the patented technology for a letter of assurance (LOA). Action Item: Kevin Nguyen (SEMI) to contact KLA-Tencor with request for letter of assurance. Murray Bullis mentioned that M1 refers to EFSQR in the order form. Action Item: Kevin Nguyen (SEMI) and Murray Bullis (Materials and Metrology) to investigate patent issues in M1 regarding ESFQR SEMI MF1708: Practice for Evaluation of Granular Polysilicon by Melter-Zoner Spectroscopies US , Analytical Method for Particulate Silicon Due to lack of clarity regarding patent issues on both MF1708 and MF1723 (below), the Test Method TF will conduct further review and report back to the committee at SEMICON West SEMI MF1723: Practice for Evaluation of Polycrystalline Silicon Rods by Float-Zone Crystal Growth and Spectroscopy US , Analytical Method for Particulate Silicon US , Method for Analyzing Irregular Shaped Chunked Silicon for Contaminants JP , Method for Analyzing Impurity of Polycrystalline Silicon Action Item: Test Method TF to further consider US , US , and JP and MF1708 and MF1723 and report their findings to the Silicon Wafer Committee at SEMICON West Document 4920: New Standard: Practice for Determining Wafer Near-Edge Geometry Using Roll-Off Amount No vote was taken at today s committee meeting regarding the potential materiality of three Shin Etsu Handotai patents to this document. NA Silicon Wafer Committee 9 March 30, 2010

10 7.3 Ballot to withdraw M47: Specification for Silicon-on-Insulator (SOI) Wafers for CMOS LSI Applications As all relevant specifications for 200 and 150 mm wafers for LSI applications are included in M , so M47 should be withdrawn. Motion: To issue a withdrawal ballot for M47 in Cycle By / 2 nd : Discussion: Mike Goldstein (Intel)/Murray Bullis (Materials and Metrology) None Action: Kevin Nguyen (SEMI) to issue a withdrawal ballot for M47 in Cycle Action Item Review 8.1 Open Action Items James Amano (SEMI) reviewed the open action items. These can be found in the Open Action Items table at the beginning of these minutes. 8.2 New Action Items James Amano (SEMI) reviewed the new action items. These can be found in the New Action Items table at the beginning of these minutes. 9 Next Meeting and Adjournment The next meeting of the NA Silicon Wafer Committee is scheduled for July 13, 2010, at SEMICON West. NA Silicon Wafer Committee 10 March 30, 2010

11 Minutes submitted by: James Amano SEMI HQ Minutes approved by: Noel Poduje (Semiconductor Metrology and Standards), Co-Chair Dinesh Gupta (Semiconductor Technology and Applications), Co-Chair Table 6 Index of Available Attachments #1 # Title # Title 1 Required Elements July 9, 2009 rev 4.ppt 10 MinEpiTF0310 v2.doc 2 MinSiWfr1109.doc 11 PW Minutes.ppt 3 EU_Silicon_Wafer_Liaison_ ppt 12 Cycle 1 Silicon Wafer result.doc 4 JP_SW_NA Spring Meetings 2010.ppt _0329 Poduje Minutes ADVANCED WAFER GEOMETRY TF SJC rev 1.doc 5 NA Staff Report (Spring 2010) Wed_Thu.ppt 14 Terminology Minutes.ppt B.doc 15 MinTestMethodsMtg0310.doc 7 Si Wafer cycle 2 ballot result.doc 16 Proposal_on_M51_Revision_r1.1a.ppt doc 17 5 year_review Materials Volume xls 9 450mm TF spring 10 report to silicon committee.ppt 18 SchSiWfr0710Tentative v2.xls #1 Due to file size and delivery issues, attachments must be downloaded separately. A.zip file containing all attachments for these minutes is available at NA Silicon Wafer Committee 11 March 30, 2010

450mm silicon wafers specification challenges. Mike Goldstein Intel Corp.

450mm silicon wafers specification challenges. Mike Goldstein Intel Corp. 450mm silicon wafers specification challenges Mike Goldstein Intel Corp. Outline Background 450mm transition program 450mm silicon evolution Mechanical grade wafers (spec case study) Developmental (test)

More information

Wafer-Edge Challenges

Wafer-Edge Challenges Wafer-Edge Challenges SEMI STEP Wafer Edge Profile SEMICON/West 2006 Tetsuo Fukuda SEMI Japan (Fujitsu) Japan Advanced Wafer Geometry Task Force SEMI Japan Abstract Issues on edge profile are discussed

More information

Background Statement for SEMI Draft Document 5530 NEW STANDARD: SPECIFICATION FOR ORIENTATION FIDUCIAL MARKS FOR PV SILICON WAFERS

Background Statement for SEMI Draft Document 5530 NEW STANDARD: SPECIFICATION FOR ORIENTATION FIDUCIAL MARKS FOR PV SILICON WAFERS Background Statement for SEMI Draft Document 5530 NEW STANDARD: SPECIFICATION FOR ORIENTATION FIDUCIAL MARKS FOR PV SILICON WAFERS Notice: This background statement is not part of the balloted item. It

More information

Review and Adjudication Information

Review and Adjudication Information Background Statement for SEMI Draft Document 5606 AUXILIARY INFORMATION: INTERLABORATORY EVALUATION OF METHOD 1 OF SEMI MF673, TEST METHOD FOR MEASURING RESISTIVITY OF SEMICONDUCTOR SLICES OF SHEET RESISTANCE

More information

REVISION TO SEMI M GUIDE FOR SPECIFYING GEOMETRY MEASUREMENT SYSTEMS FOR SILICON WAFERS FOR THE

REVISION TO SEMI M GUIDE FOR SPECIFYING GEOMETRY MEASUREMENT SYSTEMS FOR SILICON WAFERS FOR THE Background Statement SEMI Document 4813A REVISION TO SEMI M49-1108 GUIDE FOR SPECIFYING GEOMETRY MEASUREMENT SYSTEMS FOR SILICON WAFERS FOR THE 130 nm TO 22 nm TECHNOLOGY GENERATIONS Note: This background

More information

b. A roll call was completed and confirmed that there was a quorum of 22 present for this meeting (a minimum of 15 is required).

b. A roll call was completed and confirmed that there was a quorum of 22 present for this meeting (a minimum of 15 is required). MINUTES API Subcommittee 17 (SC17) Subsea Production Equipment 2017 Summer Committee Meeting Lloyd s Register Training Center, Houston, Texas Wednesday, June 14, 2017 Brian Skeels, (Co) Vice-Chairman Ross

More information

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs 1 CMOS Digital Integrated Circuits 3 rd Edition Categories of Materials Materials can be categorized into three main groups regarding their

More information

A Perspective on Semiconductor Equipment. R. B. Herring March 4, 2004

A Perspective on Semiconductor Equipment. R. B. Herring March 4, 2004 A Perspective on Semiconductor Equipment R. B. Herring March 4, 2004 Outline Semiconductor Industry Overview of circuit fabrication Semiconductor Equipment Industry Some equipment business strategies Product

More information

Notice: Additions are indicated by underline and deletions are strikethrough. Review and Adjudication Information

Notice: Additions are indicated by underline and deletions are strikethrough. Review and Adjudication Information Background Statement for SEMI Draft Document 5804 Revision of SEMI M53-0310 PRACTICE FOR CALIBRATING SCANNING SURFACE INSPECTION SYSTEMS USING CERTIFIED DEPOSITIONS OF MONODISPERSE REFERENCE SPHERES ON

More information

Module 2: CMOS FEOL Analysis

Module 2: CMOS FEOL Analysis Module 2: CMOS FEOL Analysis Manufacturer Device # 2 About Chipworks Chipworks is the recognized leader in reverse engineering and patent infringement analysis of semiconductors and electronic systems.

More information

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE Plan Optik AG Plan Optik AG PRODUCT CATALOGUE 2 In order to service the high demand of wafers more quickly, Plan Optik provides off the shelf products in sizes from 2 up to 300mm diameter. Therefore Plan

More information

Fault Diagnosis Algorithms Part 2

Fault Diagnosis Algorithms Part 2 Fault Diagnosis Algorithms Part 2 By Christopher Henderson Page 1 Fault Diagnosis Algorithms Part 2 Page 5 Technical Tidbit Page 8 Ask the Experts Figure 4. Circuit schematic. This is an example of a circuit

More information

John Bednar, Chairman

John Bednar, Chairman MINUTES API Subcommittee 17 (SC17) Subsea Production Equipment 2016 Summer Committee Meeting Grand Hyatt Hotel, Washington DC Wednesday, June 29 th 2016 John Bednar, Chairman Brian Skeels, (Co) Vice-Chairman

More information

Siltronic a leading producer of silicon wafers. Fact Book Investor Relations May 2018

Siltronic a leading producer of silicon wafers. Fact Book Investor Relations May 2018 Siltronic a leading producer of silicon wafers Fact Book Investor Relations May 2018 Siltronic AG 2018 BUSINESS ENVIRONMENT.operating in a continuous growing and improving environment.. Siltronic AG 2018

More information

PV Module Fundamentals

PV Module Fundamentals ESS 032 Intermediate Photovoltaic Systems PV Module Fundamentals ESS 034 Advanced Photovoltaic Systems Lesson Plan Review midterm exam Solar Energy Fundamentals any questions? NABCEP Learning Objectives:

More information

Committee E44 on Solar, Geothermal and Other Alternative Energy Sources

Committee E44 on Solar, Geothermal and Other Alternative Energy Sources Committee E44 on Solar, Geothermal and Other Alternative Energy Sources Formed in 1978 Meets once a year during November Committee Week Current membership of approximately 70 Jurisdiction over 49 standards

More information

Deliverable 4.2: TEM cross sections on prototyped Gated Resistors

Deliverable 4.2: TEM cross sections on prototyped Gated Resistors Deliverable 4.2: TEM cross sections on prototyped Gated Resistors Olga G. Varona, Geoff Walsh, Bernie Capraro Intel Ireland 21 June 2011 Abbreviation list D: drain FIB: focused ion-beam HRTEM: high resolution

More information

Designation: F (Reapproved 2000)

Designation: F (Reapproved 2000) Designation: F 95 89 (Reapproved 2000) Stard Test Method for Thickness of Lightly Doped Silicon Epitaxial Layers on Heavily Doped Silicon Substrates Using an Infrared Dispersive Spectrophotometer 1 This

More information

Lithography in our Connected World

Lithography in our Connected World Lithography in our Connected World SEMI Austin Spring Forum TOP PAN P R INTING CO., LTD MATER IAL SOLUTIONS DIVISION Toppan Printing Co., LTD A Broad-Based Global Printing Company Foundation: January 17,

More information

Monolithically integrated InGaAs nanowires on 3D. structured silicon-on-insulator as a new platform for. full optical links

Monolithically integrated InGaAs nanowires on 3D. structured silicon-on-insulator as a new platform for. full optical links Monolithically integrated InGaAs nanowires on 3D structured silicon-on-insulator as a new platform for full optical links Hyunseok Kim 1, Alan C. Farrell 1, Pradeep Senanayake 1, Wook-Jae Lee 1,* & Diana.

More information

Envisioning the Future of Optoelectronic Interconnects:

Envisioning the Future of Optoelectronic Interconnects: Envisioning the Future of Optoelectronic Interconnects: The Production Economics of InP and Si Platforms for 100G Ethernet LAN Transceivers Shan Liu Dr. Erica Fuchs Prof. Randolph Kirchain MIT Microphotonics

More information

200mm and 300mm Test Patterned Wafers for Bonding Process Applications SKW ASSOCIATES, INC.

200mm and 300mm Test Patterned Wafers for Bonding Process Applications SKW ASSOCIATES, INC. C M P C h a r a c t e r I z a t I o n S o l u t I o n s 200mm and 300mm Test Patterned Wafers for Bonding Process Applications SKW ASSOCIATES, INC. 2920 Scott Blvd., Santa Clara, CA 95054 Tel: 408-919-0094,

More information

Accelerating Growth and Cost Reduction in the PV Industry

Accelerating Growth and Cost Reduction in the PV Industry Accelerating Growth and Cost Reduction in the PV Industry PV Technology Roadmaps and Industry Standards An Association s Approach Bettina Weiss / SEMI PV Group July 29, 2009 SEMI : The Global Association

More information

10.5 C57.13 Instrument Transformers J. Smith

10.5 C57.13 Instrument Transformers J. Smith 10.5 C57.13 Instrument Transformers J. Smith 5 members and 9 guests attended Jim Smith was unable to attend so the meeting was chaired by Ross McTaggart 10.5.1 Chair s Remarks & Announcements: A brief

More information

Sensors and Metrology - 2 Optical Microscopy and Overlay Measurements

Sensors and Metrology - 2 Optical Microscopy and Overlay Measurements Sensors and Metrology - 2 Optical Microscopy and Overlay Measurements 1 Optical Metrology Optical Microscopy What is its place in IC production? What are the limitations and the hopes? The issue of Alignment

More information

Technology for the MEMS processing and testing environment. SUSS MicroTec AG Dr. Hans-Georg Kapitza

Technology for the MEMS processing and testing environment. SUSS MicroTec AG Dr. Hans-Georg Kapitza Technology for the MEMS processing and testing environment SUSS MicroTec AG Dr. Hans-Georg Kapitza 1 SUSS MicroTec Industrial Group Founded 1949 as Karl Süss KG GmbH&Co. in Garching/ Munich San Jose Waterbury

More information

From Sand to Silicon Making of a Chip Illustrations May 2009

From Sand to Silicon Making of a Chip Illustrations May 2009 From Sand to Silicon Making of a Chip Illustrations May 2009 1 The illustrations on the following foils are low resolution images that visually support the explanations of the individual steps. For publishing

More information

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng EE4800 CMOS Digital IC Design & Analysis Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 730 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee4800fall2010.html

More information

Advanced Plasma Technology. High precision film thickness trimming for the TFH industry. Roth & Rau AG September 2009

Advanced Plasma Technology. High precision film thickness trimming for the TFH industry. Roth & Rau AG September 2009 Advanced Plasma Technology High precision film thickness trimming for the TFH industry Roth & Rau AG September 2009 Product Overview IonScan Equipment for ultra-precise Surface Processing IonScan 800 Wafer

More information

Photolithography I ( Part 1 )

Photolithography I ( Part 1 ) 1 Photolithography I ( Part 1 ) Chapter 13 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science

More information

Inline Control of an Ultra Low-k ILD layer using Broadband Spectroscopic Ellipsometry

Inline Control of an Ultra Low-k ILD layer using Broadband Spectroscopic Ellipsometry Inline Control of an Ultra Low-k ILD layer using Broadband Spectroscopic Ellipsometry Ronny Haupt, Jiang Zhiming, Leander Haensel KLA-Tencor Corporation One Technology Drive, Milpitas 95035, CA Ulf Peter

More information

INSPECTION AND REVIEW PORTFOLIO FOR 3D FUTURE

INSPECTION AND REVIEW PORTFOLIO FOR 3D FUTURE INSPECTION AND REVIEW PORTFOLIO FOR 3D FUTURE This week announced updates to four systems the 2920 Series, Puma 9850, Surfscan SP5 and edr-7110 intended for defect inspection and review of 16/14nm node

More information

The SEMATECH Model: Potential Applications to PV

The SEMATECH Model: Potential Applications to PV Continually cited as the model for a successful industry/government consortium Accelerating the next technology revolution The SEMATECH Model: Potential Applications to PV Dr. Michael R. Polcari President

More information

32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family

32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family From Sand to Silicon Making of a Chip Illustrations 32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family April 2011 1 The illustrations on the following foils are low resolution

More information

Applications of Maskless Lithography for the Production of Large Area Substrates Using the SF-100 ELITE. Jay Sasserath, PhD

Applications of Maskless Lithography for the Production of Large Area Substrates Using the SF-100 ELITE. Jay Sasserath, PhD Applications of Maskless Lithography for the Production of Large Area Substrates Using the SF-100 ELITE Executive Summary Jay Sasserath, PhD Intelligent Micro Patterning LLC St. Petersburg, Florida Processing

More information

microelectronics services high-tech requires high-precision microelectronics services

microelectronics services high-tech requires high-precision microelectronics services ELECTRICAL & ELECTRONICS microelectronics services high-tech requires high-precision microelectronics services WORLDWIDE Analysis, TESTING & CERTIFICATION LOCALLY AVAILABLE worldwide Electrical and electronic

More information

Texas Instruments BQ29330 Battery Protection AFE from BQ20Z95DBT

Texas Instruments BQ29330 Battery Protection AFE from BQ20Z95DBT Texas Instruments BQ29330 Battery Protection AFE from BQ20Z95DBT Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor

More information

Visible Light Photon R&D in the US. A. Bross KEK ISS Meeting January 25, 2006

Visible Light Photon R&D in the US. A. Bross KEK ISS Meeting January 25, 2006 Visible Light Photon R&D in the US A. Bross KEK ISS Meeting January 25, 2006 Some History First VLPC History In 1987, a paper was published by Rockwell detailing the performance of Solid State PhotoMultipliers

More information

This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore.

This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore. This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore. Title Going green for discrete power diode manufacturers Author(s) Tan, Cher Ming; Sun, Lina; Wang, Chase Citation

More information

Urmi Ray (Qualcomm) Sesh Ramaswami (Applied Materials) Richard Allen (SEMATECH) Chris Moore (Semilab) Standards Staff:

Urmi Ray (Qualcomm) Sesh Ramaswami (Applied Materials) Richard Allen (SEMATECH) Chris Moore (Semilab) Standards Staff: Background Statement for SEMI Draft Document 5409 NEW STANDARD: GUIDE FOR METROLOGY FOR MEASURING THICKNESS, TOTAL THICKNESS VARIATION (TTV), BOW, WARP/SORI, AND FLATNESS OF BONDED WAFER STACKS Notice:

More information

Major Fabrication Steps in MOS Process Flow

Major Fabrication Steps in MOS Process Flow Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide Silicon substrate Oxidation (Field oxide) Photoresist Coating Mask-Wafer Alignment

More information

3D SOI elements for System-on-Chip applications

3D SOI elements for System-on-Chip applications Advanced Materials Research Online: 2011-07-04 ISSN: 1662-8985, Vol. 276, pp 137-144 doi:10.4028/www.scientific.net/amr.276.137 2011 Trans Tech Publications, Switzerland 3D SOI elements for System-on-Chip

More information

D U A L S T E P H E I G H T. Calibration Standards

D U A L S T E P H E I G H T. Calibration Standards D U A L S T E P H E I G H T Calibration Standards S I M P L Y T H E B E S T PSI Standards Move into the future of step height calibration and ISO compliance with PSI Standards Process Specialties introduces

More information

Background Statement for SEMI Draft Document 5728 New Standard: Test Method for the Wire Tension of Multi-wire Saws

Background Statement for SEMI Draft Document 5728 New Standard: Test Method for the Wire Tension of Multi-wire Saws Background Statement for SEMI Draft Document 5728 ew Standard: Test Method for the Wire Tension of Multi-wire Saws otice: This background statement is not part of the balloted item. It is provided solely

More information

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions ELECTRONICS 4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions Yu SAITOH*, Toru HIYOSHI, Keiji WADA, Takeyoshi MASUDA, Takashi TSUNO and Yasuki MIKAMURA ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

More information

Noel Technologies. Provider of Advanced Lithography and Semiconductor Thin Film Services

Noel Technologies. Provider of Advanced Lithography and Semiconductor Thin Film Services Noel Technologies Provider of Advanced Lithography and Semiconductor Thin Film Services Noel Technologies Keith Best Biography Over the last 27 years, Keith Best has held a variety of semiconductor processing

More information

IEEE Working Group on Broadband Wireless Access (BWA)

IEEE Working Group on Broadband Wireless Access (BWA) IEEE 802.16 2003-07-21 IEEE 802.16-03/32 03/32 Working Group on Broadband Wireless Access (BWA) Welcome IEEE 802.16 Working Group on Broadband Wireless Access 802.16 Session #26 Opening Plenary 21 July

More information

IMPACT Roundtable Lithography + DfM

IMPACT Roundtable Lithography + DfM IMPACT Roundtable Lithography + DfM Andy Neureuther Electrical Engineering & Computer Science September 24, 2008 neureuth@eecsberkeley.edu 510.642.4590 University of California Berkeley San Diego Los Angeles

More information

ISO 2808 INTERNATIONAL STANDARD. Paints and varnishes Determination of film thickness. Peintures et vernis Détermination de l'épaisseur du feuil

ISO 2808 INTERNATIONAL STANDARD. Paints and varnishes Determination of film thickness. Peintures et vernis Détermination de l'épaisseur du feuil INTERNATIONAL STANDARD ISO 2808 Fourth edition 2007-02-01 Paints and varnishes Determination of film thickness Peintures et vernis Détermination de l'épaisseur du feuil Reference number ISO 2007 Provläsningsexemplar

More information

APRIL 30 MAy 1. Earn up to Hours of Credit

APRIL 30 MAy 1. Earn up to Hours of Credit APRIL 30 MAy 1 Earn up to 14.00 Hours of Credit day 1, APRIL 30, 2013 - focus on prosecution 7:30 a.m. Registration Opens 8:00 a.m. Welcoming Remarks 8:30 a.m. 9:30 a.m. (Rainer K. Kuhnen) Introduction

More information

BB Product profile. 2. Pinning information. 3. Ordering information. VHF variable capacitance diode. 1.1 General description. 1.

BB Product profile. 2. Pinning information. 3. Ordering information. VHF variable capacitance diode. 1.1 General description. 1. Rev. 03 16 February 2009 Product data sheet 1. Product profile 1.1 General description The is a variable capacitance diode, fabricated in planar technology and encapsulated in the SOD523 (SC-79) ultra

More information

IEEE Session #14 Opening Plenary Presentation

IEEE Session #14 Opening Plenary Presentation IEEE 802.16 Session #14 Opening Plenary Presentation Document Number: IEEE 802.16-01/31 Date Submitted: 2001-07-09 Source: Roger Marks Venue: IEEE 802.16 Session #14 Base Document: none Purpose: To assist

More information

Enabling Parallel Testing at Sort for High Power Products

Enabling Parallel Testing at Sort for High Power Products Enabling Parallel Testing at Sort for High Power Products Abdel Abdelrahman Tim Swettlen 2200 Mission College Blvd. M/S SC2-07 Santa Clara, CA 94536 Abdel.Abdelrahman@intel.com Tim.Swettlen@intel.com Agenda

More information

Semiconductor Manufacturing and Inspection Technologies for the 0.1 µm Process Generation

Semiconductor Manufacturing and Inspection Technologies for the 0.1 µm Process Generation Hitachi Review Vol. 49 (2000), No. 4 199 Semiconductor Manufacturing and Inspection Technologies for the 0.1 µm Process Generation Takafumi Tokunaga Katsutaka Kimura Jun Nakazato Masaki Nagao, D. Eng.

More information

BB Product profile. 2. Pinning information. 3. Ordering information. FM variable capacitance double diode. 1.1 General description

BB Product profile. 2. Pinning information. 3. Ordering information. FM variable capacitance double diode. 1.1 General description SOT23 Rev. 3 7 September 2011 Product data sheet 1. Product profile 1.1 General description The is a variable capacitance double diode with a common cathode, fabricated in silicon planar technology, and

More information

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules Reference: Uyemura, John P. "Introduction to

More information

Alternatives to standard MOSFETs. What problems are we really trying to solve?

Alternatives to standard MOSFETs. What problems are we really trying to solve? Alternatives to standard MOSFETs A number of alternative FET schemes have been proposed, with an eye toward scaling up to the 10 nm node. Modifications to the standard MOSFET include: Silicon-in-insulator

More information

Opto-Mechanical Equipment of KBTEM: Present Day and the Future

Opto-Mechanical Equipment of KBTEM: Present Day and the Future KBTEM JSC, Minsk, Belarus Opto-Mechanical Equipment of KBTEM: Present Day and the Future Quality Management System Certificate ISO-9001 since 2001 SPIE Member since 2003 www.kb-omo.by Dr. S.Avakaw SEMI

More information

SPECIFICATIONS FOR A QUALITY LABEL FOR DECORATION OF COATED ALUMINIUM USED IN ARCHITECTURAL APPLICATIONS Edition

SPECIFICATIONS FOR A QUALITY LABEL FOR DECORATION OF COATED ALUMINIUM USED IN ARCHITECTURAL APPLICATIONS Edition SPECIFICATIONS FOR A QUALITY LABEL FOR DECORATION OF COATED ALUMINIUM USED IN ARCHITECTURAL APPLICATIONS Master version ratified by the QUALIDECO Committee on 27 April 2017 Effective from 1 July 2017 Published

More information

ISMI Industry Productivity Driver

ISMI Industry Productivity Driver SEMATECH Symposium Japan September 15, 2010 Accelerating Manufacturing Productivity ISMI Industry Productivity Driver Scott Kramer VP Manufacturing Technology SEMATECH Copyright 2010 SEMATECH, Inc. SEMATECH,

More information

Semiconductor Process Diagnosis and Prognosis for DSfM

Semiconductor Process Diagnosis and Prognosis for DSfM Semiconductor Process Diagnosis and Prognosis for DSfM Department of Electronic Engineering Prof. Sang Jeen Hong Nov. 19, 2014 1/2 Agenda 1. Semiconductor Manufacturing Industry 2. Roles of Semiconductor

More information

Basic Functional Analysis. Sample Report Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel:

Basic Functional Analysis. Sample Report Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: Basic Functional Analysis Sample Report 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Basic Functional Analysis Sample Report Some of the information in this

More information

AKM AK8973 and AK Axis Electronic Compass

AKM AK8973 and AK Axis Electronic Compass AKM AK8973 and AK8974 Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor and electronics technology, please call

More information

SC20 MEETING MINUTES January 29, E&P Winter Standards Meeting InterContinental New Orleans New Orleans, Louisiana

SC20 MEETING MINUTES January 29, E&P Winter Standards Meeting InterContinental New Orleans New Orleans, Louisiana Introduction of Attendees SC20 MEETING MINUTES January 29, 2015 2015 E&P Winter Standards Meeting InterContinental New Orleans New Orleans, Louisiana API Subcommittee on Supply Chain Management (SC20)

More information

Sony IMX Megapixel, 1.4 µm Pixel 1/3.2 Optical Format CMOS Image Sensor

Sony IMX Megapixel, 1.4 µm Pixel 1/3.2 Optical Format CMOS Image Sensor Sony IMX046 8.11 Megapixel, 1.4 µm Pixel 1/3.2 Optical Format CMOS Image Sensor Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because

More information

PHYSICS OF SEMICONDUCTOR DEVICES

PHYSICS OF SEMICONDUCTOR DEVICES PHYSICS OF SEMICONDUCTOR DEVICES PHYSICS OF SEMICONDUCTOR DEVICES by J. P. Colinge Department of Electrical and Computer Engineering University of California, Davis C. A. Colinge Department of Electrical

More information

Test Structures Basics Part 1

Test Structures Basics Part 1 Test Structures Basics Part 1 By Christopher Henderson In this document we will provide an overview of test structures as they pertain to reliability. Test structures can provide critical insight into

More information

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI 1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward

More information

Etch, Deposition, and Metrology Options for Cost-Effective Thin-Film Bulk Acoustic Resonator (FBAR) Production

Etch, Deposition, and Metrology Options for Cost-Effective Thin-Film Bulk Acoustic Resonator (FBAR) Production Etch, Deposition, and Metrology Options for Cost-Effective Thin-Film Bulk Acoustic Resonator (FBAR) Production Figure 1 Veeco is driving System on a Chip Technology Frank M. Cumbo, Kurt E. Williams, John

More information

LSI ON GLASS SUBSTRATES

LSI ON GLASS SUBSTRATES LSI ON GLASS SUBSTRATES OUTLINE Introduction: Why System on Glass? MOSFET Technology Low-Temperature Poly-Si TFT Technology System-on-Glass Technology Issues Conclusion System on Glass CPU SRAM DRAM EEPROM

More information

Expert. Elemental Scientific VPD-ICPMS. Fully Automated Auto Scanning System ICP ICPMS AA

Expert. Elemental Scientific VPD-ICPMS. Fully Automated Auto Scanning System ICP ICPMS AA Expert VPD-ICPMS Fully Automated Auto Scanning System Elemental Scientific ICP ICPMS AA Expert Features An indispensable tool for the determination of metal impurities in Si wafer Expert automates routine

More information

Potential Induced degradation

Potential Induced degradation Potential Induced degradation By: Waaree Energies Limited Abstract The PID defect is affecting all the manufacturers around the world. This defect is byproducts of the aggressive competition in the solar

More information

Novel SiC Junction Barrier Schottky Diode Structure for Efficiency Improvement of EV Inverter

Novel SiC Junction Barrier Schottky Diode Structure for Efficiency Improvement of EV Inverter EVS28 KINTEX, Korea, May 3-6, 2015 Novel SiC Junction Barrier Schottky iode Structure for Efficiency Improvement of EV Inverter ae Hwan Chun, Jong Seok Lee, Young Kyun Jung, Kyoung Kook Hong, Jung Hee

More information

IBM Research - Zurich Research Laboratory

IBM Research - Zurich Research Laboratory October 28, 2010 IBM Research - Zurich Research Laboratory Walter Riess Science & Technology Department IBM Research - Zurich wri@zurich.ibm.com Outline IBM Research IBM Research Zurich Science & Technology

More information

SILICON POWER TRANSISTOR 2SC3632-Z

SILICON POWER TRANSISTOR 2SC3632-Z DATA SHEET SILICON POWER TRANSISTOR 2SC3632-Z NPN SILICON EPITAXIAL TRANSISTOR DESCRIPTION The 2SC3632-Z is designed for High Voltage Switching, especially in Hybrid Integrated Circuits. FEATURES High

More information

High-efficiency, high-speed VCSELs with deep oxidation layers

High-efficiency, high-speed VCSELs with deep oxidation layers Manuscript for Review High-efficiency, high-speed VCSELs with deep oxidation layers Journal: Manuscript ID: Manuscript Type: Date Submitted by the Author: Complete List of Authors: Keywords: Electronics

More information

SiTime SIT8002AC-13-18E50 One Time Programmable Oscillator

SiTime SIT8002AC-13-18E50 One Time Programmable Oscillator SiTime SIT8002AC-13-18E50 MEMS Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor technology, please call Sales

More information

INTEGRATED CIRCUIT ENGINEERING

INTEGRATED CIRCUIT ENGINEERING INTEGRATED CIRCUIT ENGINEERING Basic Technology By the Stoff of Integraied Circuit Engineering Corporation, Phoenix, Arizona GLEN R. MADLAND ROBERT L. PRITCHARD HOWARD K. DICKEN FRANK H. BOWER ROBERT D.

More information

45nm Foundry CMOS with Mask-Lite Reduced Mask Costs

45nm Foundry CMOS with Mask-Lite Reduced Mask Costs This work is sponsored by the Air Force Research Laboratory (AFRL/RVSE) TPOC: Mr. Kenneth Hebert 45nm Foundry CMOS with Mask-Lite Reduced Mask Costs 25 October 2011 www.americansemi.com 2011 American Semiconductor,

More information

A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications

A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications Radhakrishnan Sithanandam and M. Jagadesh Kumar, Senior Member, IEEE Department of Electrical Engineering Indian Institute

More information

MINUTES API Subcommittee 17 (SC17) Subsea Production Equipment 2016 Winter Committee Meeting Houston, TX Wednesday, January 13, 2016

MINUTES API Subcommittee 17 (SC17) Subsea Production Equipment 2016 Winter Committee Meeting Houston, TX Wednesday, January 13, 2016 MINUTES API Subcommittee 17 (SC17) Subsea Production Equipment 2016 Winter Committee Meeting Houston, TX Wednesday, January 13, 2016 John Bednar, Chairman Brian Skeels, (Co) Vice-Chairman Ross Frazer,

More information

UHF variable capacitance diode. Voltage Controlled Oscillators (VCO) Electronic tuning in UHF television tuners

UHF variable capacitance diode. Voltage Controlled Oscillators (VCO) Electronic tuning in UHF television tuners Rev. 01 8 June 2009 Product data sheet 1. Product profile 1.1 General description The is a planar technology variable capacitance diode in a SOD523 ultra small leadless plastic SMD package. The excellent

More information

MEMS in ECE at CMU. Gary K. Fedder

MEMS in ECE at CMU. Gary K. Fedder MEMS in ECE at CMU Gary K. Fedder Department of Electrical and Computer Engineering and The Robotics Institute Carnegie Mellon University Pittsburgh, PA 15213-3890 fedder@ece.cmu.edu http://www.ece.cmu.edu/~mems

More information

Sixth-Generation V-Series IGBT Module Application Note Chapter 1 Basic Concept and Features

Sixth-Generation V-Series IGBT Module Application Note Chapter 1 Basic Concept and Features Sixth-Generation V-Series IGBT Module Application Note Chapter 1 Basic Concept and Features Table of contents Page 1 Basic concept of V series 1-2 2 Transition of device structure 1-3 3 Characteristics

More information

research in the fields of nanoelectronics

research in the fields of nanoelectronics FRAUNHOFEr center Nanoelectronic Technologies research in the fields of nanoelectronics 1 contents Fraunhofer CNT in Profile 3 Competence Areas Analytics 4 Functional Electronic Materials 5 Device & Integration

More information

Research Needs for Device Sciences Modeling and Simulation (May 6, 2005)

Research Needs for Device Sciences Modeling and Simulation (May 6, 2005) Research Needs for Device Sciences Modeling and Simulation (May 6, 2005) SRC Device Sciences 2005 Modeling and Simulation Task Force Contributing organizations: Axcelis, Freescale, IBM, Intel, LSI, SRC,

More information

MEMORANDUM. Water Additives for Fire Control and Vapor Mitigation. Jeanne Moreau-Correia, Project Administrator Supervisor

MEMORANDUM. Water Additives for Fire Control and Vapor Mitigation. Jeanne Moreau-Correia, Project Administrator Supervisor MEMORANDUM To: From: Water Additives for Fire Control and Vapor Mitigation Jeanne Moreau-Correia, Project Administrator Supervisor Date: September 4, 2008 Subject: Circulation of Votes - Report on Proposals

More information

Minutes Technical Standards Council Tuesday, 23 August 2016 WebEx

Minutes Technical Standards Council Tuesday, 23 August 2016 WebEx Presiding co-chairs: Mike Garl; Mike Garl Consulting LLC; P Mike Wood; Mike Wood Consulting LLC; P Recording secretaries: Karl Ruling and Erin Grabe; ESTA Minutes Technical Standards Council Tuesday, 23

More information

Process Control Limits in a CMOS ASIC Fabrication Process K. Jayavel, K.S.R.C.Murthy

Process Control Limits in a CMOS ASIC Fabrication Process K. Jayavel, K.S.R.C.Murthy Process Control Limits in a CMOS ASIC Fabrication Process K. Jayavel, K.S.R.C.Murthy Society for Integrated circuit Technology and Applied Research Centre (SITAR), 1640, Doorvaninagar, Bangalore, Karnataka,

More information

IEEE 1722a/ Weekly Call. Dave Olsen

IEEE 1722a/ Weekly Call. Dave Olsen IEEE 1722a/1722.1 Weekly Call Dave Olsen dave.olsen@harman.com 1 Instructions for the WG Chair The IEEE-SA strongly recommends that at each WG meeting the chair or a designee: Show slides #1 through #4

More information

End-of-line Standard Substrates For the Characterization of organic

End-of-line Standard Substrates For the Characterization of organic FRAUNHOFER INSTITUTe FoR Photonic Microsystems IPMS End-of-line Standard Substrates For the Characterization of organic semiconductor Materials Over the last few years, organic electronics have become

More information

Issue 112 October 2018

Issue 112 October 2018 Latch-Up Overview Part 2 By Christopher Henderson In this section, we will continue to discuss the topic of latchup. We will discuss latch-up testing. We perform latch-up testing to determine the robustness

More information

Inspection-analysis Solutions for High-quality and High-efficiency Semiconductor Device Manufacturing

Inspection-analysis Solutions for High-quality and High-efficiency Semiconductor Device Manufacturing Hitachi Review Vol. 52 (2003), No. 3 125 Inspection-analysis Solutions for High-quality and High-efficiency Semiconductor Device Manufacturing Kenji Watanabe, Dr. Eng. Aritoshi Sugimoto Mari Nozoe OVERVIEW:

More information

Aptina MT9P111 5 Megapixel, 1/4 Inch Optical Format, System-on-Chip (SoC) CMOS Image Sensor

Aptina MT9P111 5 Megapixel, 1/4 Inch Optical Format, System-on-Chip (SoC) CMOS Image Sensor Aptina MT9P111 5 Megapixel, 1/4 Inch Optical Format, System-on-Chip (SoC) CMOS Image Sensor Imager Process Review For comments, questions, or more information about this report, or for any additional technical

More information

TSI, or through-silicon insulation, is the

TSI, or through-silicon insulation, is the Vertical through-wafer insulation: Enabling integration and innovation PETER HIMES, Silex Microsystems AB, Järfälla SWEDEN Through-wafer insulation has been used to develop technologies such as Sil-Via

More information

THE CHALLENGE OF METROLOGY IN THE 450MM WAFER TRANSITION PROCESS

THE CHALLENGE OF METROLOGY IN THE 450MM WAFER TRANSITION PROCESS THE CHALLENGE OF METROLOGY IN THE 450MM WAFER TRANSITION PROCESS Conference: 450mm in Europe Quo Vadis? October 7, 2009. Martin Schellenberger, Lothar Pfitzner. Fraunhofer IISB. Page 1 THE CHALLENGE OF

More information

Ultrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package. High frequency switched-mode power supplies

Ultrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package. High frequency switched-mode power supplies Rev. 02 24 October 2007 Product data sheet 1. Product profile 1.1 General description Ultrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package. 1.2 Features Fast switching Soft recovery

More information

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI Lecture: Integration of silicon photonics with electronics Prepared by Jean-Marc FEDELI CEA-LETI Context The goal is to give optical functionalities to electronics integrated circuit (EIC) The objectives

More information

Application Note Silicon Flow Sensor SFS01

Application Note Silicon Flow Sensor SFS01 Application Note Silicon Flow Sensor SFS01 AFSFS01_E2.2.0 App Note Silicon Flow Sensor 1/11 Application Note Silicon Flow Sensor SFS01 1. SFS01 - Classification in the Product Portfolio 3 2. Applications

More information