GESTURE BASED HOME AUTOMATION SYSTEM USING SPARTAN 3A, ASIC
|
|
- Annabella Harvey
- 5 years ago
- Views:
Transcription
1 Volume 118 No ISSN: (on-line version) url: GESTURE BASED HOME AUTOMATION SYSTEM USING SPARTAN 3A, ASIC 1 K.MADHAVA RAO, 2 BATTULA HARITEJA, 3 PATLOLLA SHRUTHI, 4 ROOPA NOMULA, 5 PREETI KATASANI, 1 Assistant Professor, 2 Student, 3 Student, 4 Student, 5 Student Department of electronics and commmunication engineering B V RAJU INSTITUTE OF TECHNOLOGY April 28, 2018 Abstract Applications in robotics are increasing day-by-day. Gesture controlled robot is a robot which can be controlled by simple gestures. The user just need to give the signal to the gesture board and the gesture board will sent information to Spartan 3A FPGA. The robot will move according to the signals given to the Spartan 3A which is user defined. The wired communication enables the user to interact with the robot in a more friendly way. Key Words:Gesture reorganization, Spartan, FPGA programmer, JTag, USB cable, FPGA, Xilinx, Synopsis 1 Introduction Present booming field in this generation is robotics [2]. This robot implementation is very useful in future. Even though robot may replace human beings in some area, but to control a robot we need a 1
2 human being. So there is much more scope for jobs in robotics field. This robot is controlled by controlling device which can be wired or wireless. Any system has pros and cons. In the same way, Robotics field also having pros and cons. From recent few years gesture control has became very popular in robotics field. This gesture control is more natural way to control the robot. Interaction with gesture and robotic system has become simple and easy. Many wireless and wired systems are developed for communication, medical, navy etc for different applications. The objective of this paper is to build a wired gesture control robot using Gesture board, Spartan 3A, motor driver and motors. Gesture board reads the input signal from user. The gesture board generates electromagnetic waves up to the height of 10 cm. When user gives direction inside the gesture board E-fields going to generate in one direction and current is passed in the generated path. These wave moves to same direction according to the user movement. GEST IC MGC3130 will control the signal. These IC convert analog signal into two bit digital signal. This digital signal will be input to FPGA [5]. According the user define code these FPGA [5] will control the motor drive. 2 LITERATURE REVIEW SwarnPrabha and SworajKumar have proposed Accelerometer gesture control robot [2] in which transmitter transmits the signal according to the position of accelerometer and hand gesture and the receiver receives the signal and makes the robot move in respective direction. The main aim to built gesture control robot is to have interaction between computer and human beings. The gestures which are recognized are used to control the robot, so that we can covey meaning - full information. Man-machine interaction is also called as human computer interaction this refer to a relation among computer and human. Usability and functionality are the two main things that are important to design any kind of system. Many reviews say that gesture recognition system applications are growing very rapidly and became important in our day-to-day life, mainly in the field like robot control, games etc. This project 2
3 makes the advancement of the gesture systems, with the using of different levels required to build the total system. 3 PROPOSED SYSTEM Using FPGA [5] we had designed gesture control robot. Transmitted signals are provided by IC MGC3130 this is used to generate the electric field in the analog signal form on other end there are receiving electrodes and these electrodes process the data in the digital from and these are worked by the hand movement of the user. Fig 1: Block Diagram of gesture control robot Fig 2 Gesture Control Robot hardware Figure contains of spartan 3A, gesture board and robot. This is total hardware and external view of the project. B Interface spartan 3A and Motor driver PWM program is processed by the Spartan FPGA board and the output of PWM is given to L293D enable pin. This is going to activate the L293 high current quadruple half H-driver chip and this is going to control the motor speed. The below truth table 3
4 is shown in Table 1 to get L293 different movement operation like backward, forward, right, left[1]. Table 1: L293 chip to active the input C Flowchart of the project Fig 3 Flow Chart Figure 3 explains the overall flow of the project. First gesture recognition [3] is done by the board, through which input was taken from the user by hand movement. This E-signal is converted into 2 bit digital form and given to Spartan FPGA board as an input. If the gesture direction is not same as robot movement and then FPGA will wait for next input from gesture. If the input of gesture direction is similar to robot then the robot changes its direction according to the direction. 4 RESULTS A XILINX IMPLEMENTATION[6] 4
5 Fig 4: Gesture control robot wave forms in Xilinx [6] Figure 4 describe different inputs and output.according to the given direction the robot need to move. So this waveform is going to justify the output before we are going to implement it on the hardware. Fig 5: RTL schematic[6] of Gesture control robot Simulation result is converted into gate level by using RTL schematic[6 5
6 Fig 6: Total area used by the gesture robot Slice Logic Utilization: Number of Slice LUTs: 2 outof % Number usedaslogic: 2 outof % Slice Logic Distribution: Number of LUT Flip Flop pairs used: 2 Number with an unused Flip Flop: 2 out of 2100% Number with an unused LUT: 0 out of 2 0% Number of fully used LUT-FF pairs: 0 out of 2 0% Number of uniquecontrolsets: 1 IO Utilization: NumberofIOs: 7 Number of bonded IOBs: 7out of 240 2% IOBFlipFlops/Latches: 4 Specific Feature Utilization: Number of BUFG/BUFGCTRLs 1 out of 32 3% B. ASIC IMPLEMENTATION Fig 7: Gesture control robot waveform using VCS Compiler 6
7 Fig 8: RTL schematic of gesture control robot using design compiler AREA REPORT Fig 9: Physical Design Number of ports: 8 Number of nets: 9 Number of cells: 6 Number of combinational cells: 2 Number of sequential cells: 4 Number of macros/black boxes: 0 Number of buf/inv: 2 Number of references: 2 Combinationalarea: Buf/Invarea: Non Combinational area : Macro/Black Box area : Net Interconnect area : Total cell area :
8 Total area : SUMMARY Simple coding of Verilog in project describes the design of gesture control robot. In the design it describes map the input gesture Spartan 3A FPGA which is going to control the motion of robot. These design is successfully configured with Spartan3AFPGA. ASIC and FPGA are the two methods that are used in the project. We have design in four phases that are included in the project. All these phases are implemented both in Xilinx and synopsis tool, and we get accurate result in synopsis tool. POWER REPORT Global Operating Voltage = 1.2 Power-specific unit information : Voltage Units = 1V Capacitance Units = ff Time Units = 1ns Dynamic Power Units = 1uW Leakage Power Units = 1pW Cell Internal Power =4.5777nW (91%) Net Switching Power = pW (9%) TotalDynamicPower = nw (100%) CellLeakagePower = uW Internal Switching Leakage TotalPowerGroup Power Power Power Power (% )Attrs sequential e e e (94.48 combinational e e e e-02 (5.52 Total e-03uW e-04uW e+06pW1.7857uW 5 CONCULSION Fast and easy algorithm for controlling a robot with hand gesture was proposed. We have acquired real images for efficient algorithm. Limited number of gestures are considered in our system. To recognize border set of gesture we can extend in many number ofways. To tuning the music player and to change the channel of television. By interfacing the PC more applications can be controlled with single gesture board such as windows player, game controllers and for social networks.size of the gesture board will be minimized 8
9 as compact and portable one. Give rises to the touch less gesture smart phones. For handicapped people [4] we can design wheelchair which can move with your gesture signals. References [1]. Ms. Shilpa Kale Mr. S. S. Shriramwar FPGA- based Controller for a Mobile Robot in (IJCSIS) International Journal of Computer Science and Information Security, Vol. 3, No. 1, [2]. SwarnaPrabha Jena, Sworaj Kumar Nayak, Accelerometer based gesture controlled robot using arduino in INTERNA- TIONAL JOURNAL OF ENGINEERING SCIENCES & RE- SEARCH TECHNOLOGY, ISSN: Scientific Journal Impact Factor: (ISRA), Impact Factor: 2.114[Jena, 4(4): April,2015]. [3]. Anurag Mishra, Pooja Makula, Akshay Kumar, Krit Karan, V. K. Mittal, Multi-modal controls of a smart robot, India Conference (INDICON) 2015 Annual IEEE, pp. 1-6, 2015, ISSN [4].Miguel Rivera-Acosta, Susana Ortega-Cisneros, Jorge Rivera, Federico Sandoval-Ibarra, American Sign Language Alphabet Recognition Using a Neuromorphic Sensor and an Artificial Neural Network, Sensors, vol. 17, pp. 2176, 2017, ISSN [5]. Syed Tahir Hussain Rizvi, GianpieroCabodi, Denis Patti, Muhammad Majid Gulzar, Comparison of GPGPU based robotic manipulator with other embedded controllers,development and Application Systems (DAS) 2016 International Conference on, pp , [6].N.Naveenkumar,Implementation of gesture recognition system for home automation using FPGA and ARM controller in International Journal of Science and Research (IJSR) ISSN (Online): Index Copernicus Value (2013): 6.14 Impact Factor (2013):
Training Schedule. Robotic System Design using Arduino Platform
Training Schedule Robotic System Design using Arduino Platform Session - 1 Embedded System Design Basics : Scope : To introduce Embedded Systems hardware design fundamentals to students. Processor Selection
More informationFPGA Implementation of Digital Modulation Techniques BPSK and QPSK using HDL Verilog
FPGA Implementation of Digital Techniques BPSK and QPSK using HDL Verilog Neeta Tanawade P. G. Department M.B.E.S. College of Engineering, Ambajogai, India Sagun Sudhansu P. G. Department M.B.E.S. College
More informationCHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION
34 CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 3.1 Introduction A number of PWM schemes are used to obtain variable voltage and frequency supply. The Pulse width of PWM pulsevaries with
More informationRF Controlled Smart Hover Board
RF Controlled Smart Hover Board Ravi Teja Ch.V Assistant professor, Department of Electronics and Communication Engineering Anurag college of engineering, Hyderabad, Telangana, India C.G.Apuroopa B.Tech.
More informationPID Implementation on FPGA for Motion Control in DC Motor Using VHDL
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 3, Ver. II (May. -Jun. 2016), PP 116-121 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org PID Implementation on FPGA
More informationVLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K.
VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K. Sasikala 2 1 Professor, Department of Electronics and Communication
More informationHardware Implementation of BCH Error-Correcting Codes on a FPGA
Hardware Implementation of BCH Error-Correcting Codes on a FPGA Laurenţiu Mihai Ionescu Constantin Anton Ion Tutănescu University of Piteşti University of Piteşti University of Piteşti Alin Mazăre University
More informationHAND GESTURE CONTROLLED ROBOT USING ARDUINO
HAND GESTURE CONTROLLED ROBOT USING ARDUINO Vrushab Sakpal 1, Omkar Patil 2, Sagar Bhagat 3, Badar Shaikh 4, Prof.Poonam Patil 5 1,2,3,4,5 Department of Instrumentation Bharati Vidyapeeth C.O.E,Kharghar,Navi
More informationFour Quadrant Speed Control of DC Motor with the Help of AT89S52 Microcontroller
Four Quadrant Speed Control of DC Motor with the Help of AT89S52 Microcontroller Rahul Baranwal 1, Omama Aftab 2, Mrs. Deepti Ojha 3 1,2, B.Tech Final Year (Electronics and Communication Engineering),
More informationThe Speech Based Floor Cleaning Robot
International journal of Systems and Technologies ISSN 0-0 The Speech Based Floor Cleaning Robot Sidhartha Velpula, Sunil Babu Thota, V.S.G.V.Sridhar, Syed Inthiyaz, Siva Kumar Abstract: Munuswamy, Students,
More informationPE713 FPGA Based System Design
PE713 FPGA Based System Design Why VLSI? Dept. of EEE, Amrita School of Engineering Why ICs? Dept. of EEE, Amrita School of Engineering IC Classification ANALOG (OR LINEAR) ICs produce, amplify, or respond
More informationPower Efficient Optimized Arithmetic and Logic Unit Design on FPGA
From the SelectedWorks of Innovative Research Publications IRP India Winter December 1, 2014 Power Efficient Optimized Arithmetic and Logic Unit Design on FPGA Innovative Research Publications, IRP India,
More informationDesign and Simulation of Universal Asynchronous Receiver Transmitter on Field Programmable Gate Array Using VHDL
International Journal Of Scientific Research And Education Volume 2 Issue 7 Pages 1091-1097 July-2014 ISSN (e): 2321-7545 Website:: http://ijsae.in Design and Simulation of Universal Asynchronous Receiver
More informationIJITKMI Volume 6 Number 2 July-December 2013 pp FPGA-based implementation of UART
FPGA-based implementation of UART Kamal Kumar Sharma 1 Parul Sharma 2 1 Professor; 2 Assistant Professor Dept. of Electronics and Comm Engineering, E-max School of Engineering and Applied Research, Ambala
More informationWHAT ARE FIELD PROGRAMMABLE. Audible plays called at the line of scrimmage? Signaling for a squeeze bunt in the ninth inning?
WHAT ARE FIELD PROGRAMMABLE Audible plays called at the line of scrimmage? Signaling for a squeeze bunt in the ninth inning? They re none of the above! We re going to take a look at: Field Programmable
More informationIMPLEMENTATION OF QALU BASED SPWM CONTROLLER THROUGH FPGA. This Chapter presents an implementation of area efficient SPWM
3 Chapter 3 IMPLEMENTATION OF QALU BASED SPWM CONTROLLER THROUGH FPGA 3.1. Introduction This Chapter presents an implementation of area efficient SPWM control through single FPGA using Q-Format. The SPWM
More information6545(Print), ISSN (Online) Volume 4, Issue 2, March April (2013), IAEME & TECHNOLOGY (IJEET)
INTERNATIONAL International Journal of JOURNAL Electrical Engineering OF ELECTRICAL and Technology (IJEET), ENGINEERING ISSN 0976 & TECHNOLOGY (IJEET) ISSN 0976 6545(Print) ISSN 0976 6553(Online) Volume
More informationDTMF based Surveillance Robot
DTMF based Surveillance Robot Ravi Teja Ch.V Assistant professor J. Akhil Kumar D. Shilpa G. Pragathi Reddy V.Bhargavi Abstract: The DTMF based robot is controlled by a mobile phone that makes a call to
More informationControlling Obstacle Avoiding And Live Streaming Robot Using Chronos Watch
Controlling Obstacle Avoiding And Live Streaming Robot Using Chronos Watch Mr. T. P. Kausalya Nandan, S. N. Anvesh Kumar, M. Bhargava, P. Chandrakanth, M. Sairani Abstract In today s world working on robots
More informationDESIGN OF LOW POWER HIGH SPEED ERROR TOLERANT ADDERS USING FPGA
International Journal of Advanced Research in Engineering and Technology (IJARET) Volume 10, Issue 1, January February 2019, pp. 88 94, Article ID: IJARET_10_01_009 Available online at http://www.iaeme.com/ijaret/issues.asp?jtype=ijaret&vtype=10&itype=1
More informationImplementaion of High Performance Home Automation using Arduino
Indian Journal of Science and Technology, Vol 9(21), DOI: 10.17485/ijst/2016/v9i21/94842, June 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Implementaion of High Performance Home Automation
More informationHardware Implementation of OFDM Transceiver. Authors Birangal U. M 1, Askhedkar A. R 2 1,2 MITCOE, Pune, India
ABSTRACT International Journal Of Scientific Research And Education Volume 3 Issue 9 Pages-4564-4569 October-2015 ISSN (e): 2321-7545 Website: http://ijsae.in DOI: http://dx.doi.org/10.18535/ijsre/v3i10.09
More informationDigital Systems Design
Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level
More informationEE19D Digital Electronics. Lecture 1: General Introduction
EE19D Digital Electronics Lecture 1: General Introduction 1 What are we going to discuss? Some Definitions Digital and Analog Quantities Binary Digits, Logic Levels and Digital Waveforms Introduction to
More informationA Low Power VLSI Design of an All Digital Phase Locked Loop
A Low Power VLSI Design of an All Digital Phase Locked Loop Nakkina Vydehi 1, A. S. Srinivasa Rao 2 1 M. Tech, VLSI Design, Department of ECE, 2 M.Tech, Ph.D, Professor, Department of ECE, 1,2 Aditya Institute
More informationUltrasonic Positioning System EDA385 Embedded Systems Design Advanced Course
Ultrasonic Positioning System EDA385 Embedded Systems Design Advanced Course Joakim Arnsby, et04ja@student.lth.se Joakim Baltsén, et05jb4@student.lth.se Simon Nilsson, et05sn9@student.lth.se Erik Osvaldsson,
More informationDYNAMICALLY RECONFIGURABLE PWM CONTROLLER FOR THREE PHASE VOLTAGE SOURCE INVERTERS. In this Chapter the SPWM and SVPWM controllers are designed and
77 Chapter 5 DYNAMICALLY RECONFIGURABLE PWM CONTROLLER FOR THREE PHASE VOLTAGE SOURCE INVERTERS In this Chapter the SPWM and SVPWM controllers are designed and implemented in Dynamic Partial Reconfigurable
More informationCHAPTER 6 IMPLEMENTATION OF FPGA BASED CASCADED MULTILEVEL INVERTER
8 CHAPTER 6 IMPLEMENTATION OF FPGA BASED CASCADED MULTILEVEL INVERTER 6.1 INTRODUCTION In this part of research, a proto type model of FPGA based nine level cascaded inverter has been fabricated to improve
More informationDesign and synthesis of FPGA for speed control of induction motor
International Journal of Physical Sciences ol. 4 (11), pp. 645-650, November, 2009 Available online at http://www.academicjournals.org/ijps ISSN 1992-1950 2009 Academic Journals Full Length Research Paper
More informationFPGA & Pulse Width Modulation. Digital Logic. Programing the FPGA 7/23/2015. Time Allotment During the First 14 Weeks of Our Advanced Lab Course
1.9.8.7.6.5.4.3.2.1.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5 DAC Vin 7/23/215 FPGA & Pulse Width Modulation Allotment During the First 14 Weeks of Our Advanced Lab Course Sigma Delta Pulse Width Modulated
More informationDesign Of Low-Power Wireless Communication System Based On MSP430 Introduction:
Design Of Low-Power Wireless Communication System Based On MSP430 Introduction: Low power wireless networks provide a new monitoring and control capability for civil and military applications in transportation,
More informationA COMPARISON ANALYSIS OF PWM CIRCUIT WITH ARDUINO AND FPGA
A COMPARISON ANALYSIS OF PWM CIRCUIT WITH ARDUINO AND FPGA A. Zemmouri 1, R. Elgouri 1, 2, Mohammed Alareqi 1, 3, H. Dahou 1, M. Benbrahim 1, 2 and L. Hlou 1 1 Laboratory of Electrical Engineering and
More informationEFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK
EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK Vikas Gupta 1, K. Khare 2 and R. P. Singh 2 1 Department of Electronics and Telecommunication, Vidyavardhani s College
More informationAn Optimized Design for Parallel MAC based on Radix-4 MBA
An Optimized Design for Parallel MAC based on Radix-4 MBA R.M.N.M.Varaprasad, M.Satyanarayana Dept. of ECE, MVGR College of Engineering, Andhra Pradesh, India Abstract In this paper a novel architecture
More informationFpga Implementation of Truncated Multiplier Using Reversible Logic Gates
International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 2 Issue 12 ǁ December. 2013 ǁ PP.44-48 Fpga Implementation of Truncated Multiplier Using
More informationSynthesis and Analysis of 32-Bit RSA Algorithm Using VHDL
Synthesis and Analysis of 32-Bit RSA Algorithm Using VHDL Sandeep Singh 1,a, Parminder Singh Jassal 2,b 1M.Tech Student, ECE section, Yadavindra collage of engineering, Talwandi Sabo, India 2Assistant
More informationInternational Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering. (An ISO 3297: 2007 Certified Organization)
International Journal of Advanced Research in Electrical, Electronics Device Control Using Intelligent Switch Sreenivas Rao MV *, Basavanna M Associate Professor, Department of Instrumentation Technology,
More informationVOICE CONTROLLED ROBOT WITH REAL TIME BARRIER DETECTION AND AVERTING
VOICE CONTROLLED ROBOT WITH REAL TIME BARRIER DETECTION AND AVERTING P.NARENDRA ILAYA PALLAVAN 1, S.HARISH 2, C.DHACHINAMOORTHI 3 1Assistant Professor, EIE Department, Bannari Amman Institute of Technology,
More informationAndroid Phone Based Assistant System for Handicapped/Disabled/Aged People
IJIRST International Journal for Innovative Research in Science & Technology Volume 3 Issue 10 March 2017 ISSN (online): 2349-6010 Android Phone Based Assistant System for Handicapped/Disabled/Aged People
More informationPRESENTATION OF THE PROJECTX-FINAL LEVEL 1.
Implementation of digital it frequency dividersid PRESENTATION OF THE PROJECTX-FINAL LEVEL 1. Why frequency divider? Motivation widely used in daily life Time counting (electronic clocks, traffic lights,
More informationA VLSI Implementation of Three-Lift Controller Based on Verilog * Patchala Kiran Babu 1 H.Raghunath Rao 2
A VLSI Implementation of Three-Lift Controller Based on Verilog * Patchala Kiran Babu 1 H.Raghunath Rao 2 1 PG Student (M. Tech), Dept. of ECE, Chirala Engineering College, Chirala., A.P, India. 2 Associate
More informationREAL TIME IMPLEMENTATION OF FPGA BASED PULSE CODE MODULATION MULTIPLEXING
Volume 119 No. 15 2018, 1415-1423 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ REAL TIME IMPLEMENTATION OF FPGA BASED PULSE CODE MODULATION MULTIPLEXING
More informationAUTOMATIC RAILWAY CROSSING SYSTEM
International Journal of Electrical and Electronics Engineering (IJEEE) ISSN(P): 2278-9944; ISSN(E): 2278-9952 Vol. 3, Issue 4, July 2014, 17-22 IASET AUTOMATIC RAILWAY CROSSING SYSTEM AKRITI & UPENDRA
More informationDesign and Implementation of BPSK Modulator and Demodulator using VHDL
Design and Implementation of BPSK Modulator and Demodulator using VHDL Mohd. Amin Sultan Research scholar JNTU HYDERABAD, TELANGANA,INDIA amin.ashrafi@yahoo.com Hina Malik Research Scholar ROYAL INSTITUTE
More informationARDUINO BASED DC MOTOR SPEED CONTROL
ARDUINO BASED DC MOTOR SPEED CONTROL Student of Electrical Engineering Department 1.Hirdesh Kr. Saini 2.Shahid Firoz 3.Ashutosh Pandey Abstract The Uno is a microcontroller board based on the ATmega328P.
More informationSPY ROBOT CONTROLLING THROUGH ZIGBEE USING MATLAB
SPY ROBOT CONTROLLING THROUGH ZIGBEE USING MATLAB MD.SHABEENA BEGUM, P.KOTESWARA RAO Assistant Professor, SRKIT, Enikepadu, Vijayawada ABSTRACT In today s world, in almost all sectors, most of the work
More informationField Programmable Gate Array Implementation and Testing of a Minimum-phase Finite Impulse Response Filter
Field Programmable Gate Array Implementation and Testing of a Minimum-phase Finite Impulse Response Filter P. K. Gaikwad Department of Electronics Willingdon College, Sangli, India e-mail: pawangaikwad2003
More informationGesture Controlled Car
Gesture Controlled Car Chirag Gupta Department of ECE ITM University Nitin Garg Department of ECE ITM University ABSTRACT Gesture Controlled Car is a robot which can be controlled by simple human gestures.
More informationHardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator
IOSR Journal of Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719, Volume 2, Issue 10 (October 2012), PP 54-58 Hardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator Thotamsetty
More informationFPGA Implementation of Viterbi Algorithm for Decoding of Convolution Codes
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. I (Sep-Oct. 4), PP 46-53 e-issn: 39 4, p-issn No. : 39 497 FPGA Implementation of Viterbi Algorithm for Decoding of Convolution
More informationWebpage: Volume 3, Issue V, May 2015 ISSN
Design of power efficient 8 bit arithmetic and logic unit on FPGA using tri-state logic Siddharth Singh Parihar 1, Rajani Gupta 2 1 Kailash Narayan Patidar College of Science and Technology, Baghmugaliya,
More informationEngr354: Digital Logic Circuits
Engr354: Digital Logic Circuits Chapter 3: Implementation Technology Curtis Nelson Chapter 3 Overview In this chapter you will learn about: How transistors are used as switches; Integrated circuit technology;
More informationA COMPARATIVE ANALYSIS OF AN ULTRA-LOW VOLTAGE 1-BIT FULL SUBTRACTOR DESIGNED IN BOTH DIGITAL AND ANALOG ENVIRONMENTS
A COMPARATIVE ANALYSIS OF AN ULTRA-LOW VOLTAGE 1-BIT FULL SUBTRACTOR DESIGNED IN BOTH DIGITAL AND ANALOG ENVIRONMENTS Suchismita Sengupta M.Tech Student, VLSI & EMBEDDED Systems, Dept. Of Electronics &
More informationDesign of an electronic platform based on FPGA-DSP for motion control applications
Design of an electronic platform based on FPGA-DSP for motion control applications Carlos Torres-Hernandez, Juvenal Rodriguez-Resendiz, Universidad Autónoma de Querétaro Cerro de Las Campanas, s/n, Las
More informationOptimum Analysis of ALU Processor by using UT Technique
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X Optimum Analysis of ALU Processor by using UT Technique Rahul Sharma Deepak Kumar
More informationSpeed Control of BLDC Motor Using FPGA
Speed Control of BLDC Motor Using FPGA Jisha Kuruvilla 1, Basil George 2, Deepu K 3, Gokul P.T 4, Mathew Jose 5 Assistant Professor, Dept. of EEE, Mar Athanasius College of Engineering, Kothamangalam,
More informationSIMULATION AND IMPLEMENTATION OF LOW POWER QPSK ON FPGA Tushar V. Kafare*1 *1( E&TC department, GHRCEM Pune, India.)
www.ardigitech.inissn 2320-883X, VOLUME 1 ISSUE 4, 01/10/2013 SIMULATION AND IMPLEMENTATION OF LOW POWER QPSK ON FPGA Tushar V. Kafare*1 *1( E&TC department, GHRCEM Pune, India.) tusharkafare31@gmail.com*1
More informationFPGA Implementation of Desensitized Half Band Filters
The International Journal Of Engineering And Science (IJES) Volume Issue 4 Pages - ISSN(e): 9 8 ISSN(p): 9 8 FPGA Implementation of Desensitized Half Band Filters, G P Kadam,, Mahesh Sasanur,, Department
More informationVisvesvaraya Technological University, Belagavi
Time Table for M.TECH. Examinations, June / July 2017 M. TECH. 2010 Scheme 2011 Scheme 2012 Scheme 2014 Scheme 2016 Scheme [CBCS] Semester I II III I II III I II III I II IV I II Time Date, Day 14/06/2017,
More informationImplementation of a Block Interleaver Structure for use in Wireless Channels
Implementation of a Block Interleaver Structure for use in Wireless Channels BARNALI DAS, MANASH P. SARMA and KANDARPA KUMAR SARMA Gauhati University, Deptt. of Electronics and Communication Engineering,
More informationFINITE IMPULSE RESPONSE (FIR) FILTER
CHAPTER 3 FINITE IMPULSE RESPONSE (FIR) FILTER 3.1 Introduction Digital filtering is executed in two ways, utilizing either FIR (Finite Impulse Response) or IIR (Infinite Impulse Response) Filters (MathWorks
More informationLecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques.
Introduction EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Techniques Cristian Grecu grecuc@ece.ubc.ca Course web site: http://courses.ece.ubc.ca/353/ What have you learned so far?
More informationFPGA Implementation of Wallace Tree Multiplier using CSLA / CLA
FPGA Implementation of Wallace Tree Multiplier using CSLA / CLA Shruti Dixit 1, Praveen Kumar Pandey 2 1 Suresh Gyan Vihar University, Mahaljagtapura, Jaipur, Rajasthan, India 2 Suresh Gyan Vihar University,
More informationImplementation of Gesture Recognition System for Home Automation using FPGA and ARM Controller
Implementation of Gesture Recognition System for Home Automation using FPGA and ARM Controller N. Naveenkumar 1, Dr. V. Padmaja 2, Ch. Nagadeepa 3 1 M.Tech, ECE Department VNRVJIET, Hyderabad, India 2
More informationWifiBotics. An Arduino Based Robotics Workshop
WifiBotics An Arduino Based Robotics Workshop WifiBotics is the workshop designed by RoboKart group pioneers in this field way back in 2014 and copied by many competitors. This workshop is based on the
More informationAccelerometer Controlled Robot
Volume-6, Issue-2, March-April 2016 International Journal of Engineering and Management Research Page Number: 407-411 Accelerometer Controlled Robot Ajay Naugain 1, Dharmendra Choudhary 2, Dharmveer Jyani
More informationDESIGN AND FPGA IMPLEMENTATION OF SLIDING MODE CONTROLLER FOR BUCK CONVERTER
DESIGN AND FPGA IMPLEMENTATION OF SLIDING MODE CONTROLLER FOR BUCK CONVERTER 1 ABHINAV PRABHU, 2 SHUBHA RAO K 1 Student (M.Tech in CAID), 2 Associate Professor Department of Electrical and Electronics,
More informationHardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator
www.semargroups.org, www.ijsetr.com ISSN 2319-8885 Vol.02,Issue.10, September-2013, Pages:984-988 Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator MISS ANGEL
More informationReference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering
FPGA Fabrics Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 CPLD / FPGA CPLD Interconnection of several PLD blocks with Programmable interconnect on a single chip Logic blocks executes
More informationDesign and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse 1 K.Bala. 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 07, 2015 ISSN (online): 2321-0613 Design and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse
More informationAvailable online at ScienceDirect. Procedia Technology 25 (2016 )
Available online at www.sciencedirect.com ScienceDirect Procedia Technology 25 (2016 ) 435 442 Global Colloquium in Recent Advancement and Effectual Researches in Engineering, Science and Technology (RAEREST
More informationGeneration of Gaussian Pulses using FPGA for Simulating Nuclear Counting System
Generation of Gaussian Pulses using FPGA for Simulating Nuclear Counting System Mohaimina Begum Md. Abdullah Al Mamun Md. Atiar Rahman Sabiha Sattar Abstract- Nuclear radiation counting system is used
More information(VE2: Verilog HDL) Software Development & Education Center
Software Development & Education Center (VE2: Verilog HDL) VLSI Designing & Integration Introduction VLSI: With the hardware market booming with the rise demand in chip driven products in consumer electronics,
More informationDesign and FPGA Implementation of a High Speed UART. Sonali Dhage, Manali Patil,Navnath Temgire,Pushkar Vaity, Sangeeta Parshionikar
106 Design and FPGA Implementation of a High Speed UART Sonali Dhage, Manali Patil,Navnath Temgire,Pushkar Vaity, Sangeeta Parshionikar Abstract- The Universal Asynchronous Receiver Transmitter (UART)
More informationVoice Guided Military Robot for Defence Application
IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 11 April 2016 ISSN (online): 2349-6010 Voice Guided Military Robot for Defence Application Palak N. Patel Minal
More informationMEMS Accelerometer sensor controlled robot with wireless video camera mounted on it
MEMS Accelerometer sensor controlled robot with wireless video camera mounted on it The main aim of this project is video coverage at required places with the help of digital camera and high power LED.
More informationAn Implementation of Morphological Binary Image Processing Using FPGA
Reviewed Paper Volume 2 Issue 11 July 2015 International Journal of Informative & Futuristic Research ISSN (Online): 2347-1697 An Implementation of Morphological Binary Image Processing Using FPGA Paper
More informationImplementation of Huffman Decoder on Fpga
RESEARCH ARTICLE OPEN ACCESS Implementation of Huffman Decoder on Fpga Safia Amir Dahri 1, Dr Abdul Fattah Chandio 2, Nawaz Ali Zardari 3 Department of Telecommunication Engineering, QUEST NawabShah, Pakistan
More informationInternational Journal of Modern Trends in Engineering and Research e-issn No.: , Date: April, 2016
International Journal of Modern Trends in Engineering and Research www.ijmter.com e-issn No.:2349-9745, Date: 28-30 April, 2016 MATLAB CONTROLLING COLOUR SENSING ROBOT Dhiraj S.Dhondage 1,Kiran N.Nikam
More informationInternational Journal of Advance Engineering and Research Development
Scientific Journal of Impact Factor (SJIF): 4.14 International Journal of Advance Engineering and Research Development Volume 3, Issue 2, February -2016 e-issn (O): 2348-4470 p-issn (P): 2348-6406 SIMULATION
More informationInternational Journal for Research in Applied Science & Engineering Technology (IJRASET) RAAR Processor: The Digital Image Processor
RAAR Processor: The Digital Image Processor Raghumanohar Adusumilli 1, Mahesh.B.Neelagar 2 1 VLSI Design and Embedded Systems, Visvesvaraya Technological University, Belagavi Abstract Image processing
More informationSimulation Of Radar With Ultrasonic Sensors
Simulation Of Radar With Ultrasonic Sensors Mr.R.S.AGARWAL Associate Professor Dept. Of Electronics & Ms.V.THIRUMALA Btech Final Year Student Dept. Of Electronics & Mr.D.VINOD KUMAR B.Tech Final Year Student
More informationSingle Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
IEEE ICET 26 2 nd International Conference on Emerging Technologies Peshawar, Pakistan 3-4 November 26 Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
More informationII. MAIN BLOCKS OF ROBOT
AVR Microcontroller Based Wireless Robot For Uneven Surface Prof. S.A.Mishra 1, Mr. S.V.Chinchole 2, Ms. S.R.Bhagat 3 1 Department of EXTC J.D.I.E.T Yavatmal, Maharashtra, India. 2 Final year EXTC J.D.I.E.T
More informationTOUCH SCREEN BASED SPEED CONTROL OF SINGLE PHASE INDUCTION MOTOR
TOUCH SCREEN BASED SPEED CONTROL OF SINGLE PHASE INDUCTION MOTOR Neetu Singh M.R 1, Sarat Kumar Sahoo 2 1 Student, 2 Assistant Professor, School of Electrical Engineering, VIT University, (India) ABSTRACT
More informationDASL 120 Introduction to Microcontrollers
DASL 120 Introduction to Microcontrollers Lecture 2 Introduction to 8-bit Microcontrollers Introduction to 8-bit Microcontrollers Introduction to 8-bit Microcontrollers Introduction to Atmel Atmega328
More informationSimulation and Experimental Based Four Switch Three Phase Inverter Fed Induction Motor Drive
ISSN 1 746-72, England, UK World Journal of Modelling and Simulation Vol. 9 (201) No. 2, pp. 8-88 Simulation and Experimental Based Four Switch Three Phase Inverter Fed Induction Motor Drive Nalin Kant
More informationLecture 1. Tinoosh Mohsenin
Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/
More informationDESIGN OF A HIGH SPEED MULTIPLIER BY USING ANCIENT VEDIC MATHEMATICS APPROACH FOR DIGITAL ARITHMETIC
DESIGN OF A HIGH SPEED MULTIPLIER BY USING ANCIENT VEDIC MATHEMATICS APPROACH FOR DIGITAL ARITHMETIC Anuj Kumar 1, Suraj Kamya 2 1,2 Department of ECE, IIMT College Of Engineering, Greater Noida, (India)
More informationTHE DESIGN OF A PLC MODEM AND ITS IMPLEMENTATION USING FPGA CIRCUITS
Journal of ELECTRICAL ENGINEERING, VOL. 60, NO. 1, 2009, 43 47 THE DESIGN OF A PLC MODEM AND ITS IMPLEMENTATION USING FPGA CIRCUITS Rastislav Róka For the exploitation of PLC modems, it is necessary to
More informationAuto-Fact Security System
IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 10 March 2016 ISSN (online): 2349-6010 Auto-Fact Security System Rasika Hedaoo Department of Electronics Engineering
More informationResearch Article. Amiya Karmakar Ȧ,#, Deepshikha Mullick Ḃ,#,* and Amitabha Sinha Ċ. Abstract
Research Article International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347-5161 2014 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet High
More informationFPGA Implementation of PAPR Reduction Technique using Polar Clipping
International Journal of Engineering Inventions e-issn: 2278-7461, p-issn: 2319-6491 Volume 2, Issue 11 (July 2013) PP: 16-20 FPGA Implementation of PAPR Reduction Technique using Polar Clipping Kiran
More informationVHDL Implementation of High Speed and Low Power BIST Based Vedic Multiplier
VHDL Implementation of High Speed and Low Power BIST Based Vedic Multiplier Manohar Mohanta 1, P.S Indrani 2 1Student, Dept. of Electronics and Communication Engineering, MREC, Hyderabad, Telangana, India
More informationUndefined Obstacle Avoidance and Path Planning
Paper ID #6116 Undefined Obstacle Avoidance and Path Planning Prof. Akram Hossain, Purdue University, Calumet (Tech) Akram Hossain is a professor in the department of Engineering Technology and director
More informationImplementation of a Self-Driven Robot for Remote Surveillance
International Journal of Research Studies in Science, Engineering and Technology Volume 2, Issue 11, November 2015, PP 35-39 ISSN 2349-4751 (Print) & ISSN 2349-476X (Online) Implementation of a Self-Driven
More informationMicrocontroller Based Closed Loop Speed and Position Control of DC Motor
International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 8958, Volume-3, Issue-5, June 2014 Microcontroller Based Closed Loop Speed and Position Control of DC Motor Panduranga Talavaru,
More informationFPGA-Based Autonomous Obstacle Avoidance Robot.
People s Democratic Republic of Algeria Ministry of Higher Education and Scientific Research University M Hamed BOUGARA Boumerdes Institute of Electrical and Electronic Engineering Department of Electronics
More informationFast Fourier Transform utilizing Modified 4:2 & 7:2 Compressor
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 11, Issue 05 (May 2015), PP.23-28 Fast Fourier Transform utilizing Modified 4:2
More informationPROMINENT SPEED ARITHMETIC UNIT ARCHITECTURE FOR PROFICIENT ALU
PROMINENT SPEED ARITHMETIC UNIT ARCHITECTURE FOR PROFICIENT ALU R. Rashvenee, D. Roshini Keerthana, T. Ravi and P. Umarani Department of Electronics and Communication Engineering, Sathyabama University,
More information