Implementation of a Block Interleaver Structure for use in Wireless Channels

Size: px
Start display at page:

Download "Implementation of a Block Interleaver Structure for use in Wireless Channels"

Transcription

1 Implementation of a Block Interleaver Structure for use in Wireless Channels BARNALI DAS, MANASH P. SARMA and KANDARPA KUMAR SARMA Gauhati University, Deptt. of Electronics and Communication Engineering, Guwahati , Assam, INDIA. barnalidasgimt@gmail.com, manashpelsc@gmail.com, kandarpaks@gmail.com NIKOS MASTORAKIS Technical University - Sofia Sofia 1000, Kl. Ohridski 8, Bulgaria mastor@tu-sofia.bg Abstract: Wireless communication is an indispensable part of todays technology, but the quality of service (QoS) degrades due to the stochastic behaviour of the wireless channels. Since reliabilty of data has always been a matter of concern, various techniques are developed to reduce the error prone nature of the wireless channels. Interleaving is one of the simplest and convenient techniques which is used efficiently in wireless applications. It has found its application for combating burst errors that creeps up in the channel during transmission. In this paper, an efficient model of a block interleaver using a hardware description language (Verilog) is proposed. The proposed technique reduces consumption of FPGA resources to a large extent, which implies low power consumption. Key Words: Block Interleaver, Verilog, FPGA. 1 Introduction In wireless communication, it is necessary that the communication systems must be robust in order to transmit the information from the source to the destination through a communication channel with high reliability. This in fact is a difficult task since in the physical world there exist many error causing factors. Detecting and correcting errors is very important while transmitting information. If errors occur and we cannot detect and correct them, the received information at the receiver will be of no use, as it will differ considerably from the original source information. These considerable imperfections in the information sequence, caused by the channel are required to be minimized. So, to mitigate this problem, interleavers are used which provides a reliable transmission of data. Interleaving is the process of rearranging the ordering of data sequence before transmission. An interleaver [1] is a device that performs interleaving. A deinterleaver is always associated with every interleaver, that restores the original input data sequence. Many papers in the literature have addressed the issue of designing interleaver in order to achieve low bit error rate. On the other hand, very few papers have addressed the efficient implementation issue of the interleavers. In this paper we have proposed an efficient technique to model and implement a block interleaver for use in wireless channels on field programmable gate array (FPGA) platform. We have modeled and implemented a block interleaver for different length of the input codeword i.e. 8-bit, 16-bit, 32-bit and 64-bit to the transmitter. Along with the transmitter, we have also constructed where we have used a de-interleaver to perform the reverse function of an interleaver. We determine the performance of the system using block interleaver by evaluating the percentage of error in the received bits, percentage of device utilization of the interleaver and power consumption by the interleaver for different codeword length. In Section II, we briefly explain the working of a block interleaver for the proposed work, and a brief overview of related works of implementations of interleavers. The description of the proposed model is included in Section III. Results are shown in Section IV. Conclusion and future work are included in Section V. 2 Background and Related Work 2.1 Block Interleaver Interleaving is a process which disperse the positions of the data bits before transmission, so that the cor- ISBN:

2 Figure 1: Block Interleaver rupted information can be recovered at the receiver by rearranging the data. Block interleaver is a popular interleaver employed in digital data transmission. It is simple and easy to implement whereas the other types of interleavers offer complexity in implementing. A block interleaver [9] is in the form of a row-column matrix of size R C; where R is total number of rows and C is the total number of columns. To perform interleaving, the information is written to the R C row-column matrix row wise and read back in column wise as shown in Figure 1. There are no inter-row or inter-column permutations used in this illustration, thus the interleaved sequence holds some systematic order. The block de-interleaver performs the inverse operation of the interleaver in which the information is written to the R C row-column matrix column wise and read back in row wise. 2.2 Related Works This section presents some previous works related to interleavers. In [2], the performance of turbo codes with matrix interleaving is studied. Investigations of various issues related to the code performance are done. These include the design of the relative dimensions of the matrix interleaver, the effect of the interleaver length, the interaction between the interleaver and the number of decoding iterations, and the effect of interchanging the interleaver. In [3], the performance of turbo codes with different types of interleaver have been studied. The effect of the interleaver length, the interaction between the interleaver and the number of decoding iterations,and the effect of interchanging the interleaver between input and output are the various issues that have been investigated related to the code performance. In [4], a comparison between two interleavers viz. random and master random interleaver has been presented based on the frequency of operation and hardware requirement. In [5], the authors presents an efficient technique to model convolutional interleaver using a hardware description Figure 2: Block diagram of the implementation model language is proposed and implemented on field programmable gate array (FPGA) chip. The proposed technique reduces consumption of FPGA resources to a large extent compared to conventional implementation technique using flip-flop. This implies lower power consumption and reduced delay in the interconnection network of the FPGA. In [6], the authors describes the performance analysis of a four arm interleaver design. The four arm interleaver generates each sequence of random pattern with four independently generated patterns, due to which the memory requirement decreases in comparison with power interleavers. The authors in [7] have designed an architecture with minimal hardware complexity and maximum reusable interleaver that can support two standards 3GPP WCDMA and 3GPP LTE. The proposed interleaver/ deinterleaver architecture receives an input data stream of any size established by the 3GPP standard and delivers the interleaved or deinterleaved stream depending on the user requirements. In [8], the authors have used Reed- Solomon Codes using interleaver for error correction and detection. They also developed a simulation program using MATLAB for Reed -Solomon Codes using interleaver and modulation schemes i.e. 16 PSK and QPSK using AWGN. 3 Proposed Approach The communication system model that has been designed to implement in the FPGA platform is given in Figure 2. The flow chart of the proposed interleaver is given in Figure 3. At the transmitter side, random data is taken as the source of information. A random data stream is generated with the help of T-flipflops. The random data that has been generated is then interleaved using block interleaving technique as described in the flow chart shown in Figure 3. A RAM has been created for the purpose of using as an interleaver. the rows and columns of the interleaver depends on the length of the input codeword. The interleaved sequence is ISBN:

3 Figure 4: Generation of an 8-bit codeword at the transmitter Figure 3: Flow Chart of the proposed block interleaver then modulated using BPSK modulation. The channel is modeled using the tap delay model of a finite impulse response (FIR) filter. At the receiver, the received data is now demodulated with BPSK demodulation technique. The demodulated data is then deinterleaved which follows the inverse operation of interleaver. Thus the original data can be recovered. 4 Results and Discussions In our experimentation, we have used Xilinx ISE Design Suite 13.2 to verify the system model. At the transmitter, we have generated 8-bit, 16-bit, 32-bit and 64-bit codeword separately, which would be fed to the input of the interleaver. The interleaver memory size is accordingly generated for different size of the codeword. Each code symbols of the codeword is applied to the respective rows of the interleaver. The codeword gets scrambled as it progresses through the interleaver. The scrambled codeword is then applied to the input of a BPSK modulator for modulation. Thus, we get a modulated codeword which is ready for transmission. At the receiver, the data from the transmitter output is now fed to the input of the BPSK demodulator. The codeword from the output of the demodulator is applied as input to the deinterleaver. It is observed that the scrambled codeword is converted into its original form at the output of the deinterleaver in which some bits are corrupted. For an 8-bit input codeword transmitted, we receive the codeword at the receiver i.e. 1- bit of the data gets corrupted. Timing diagram for an 8-bit codeword transmitter and receiver is shown in Figure 5: Receiver output of an 8-bit codeword Table 1: Performance comparison for different length of input codeword Codeword length No. of errors(in bits) % of error (per frame) 8-bit % 16-bit % 32-bit % 64-bit % Figure 4 and 5. For a 16-bit input codeword transmitted, we receive the codeword at the receiver i.e. 2-bits of the data get corrupted. For a 32-bit input codeword transmitted, we receive the codeword at the receiver i.e. 3-bits of the data get corrupted. For a 64-bit input codeword transmitted, we receive the codeword at the receiver i.e. 5-bits of the data get corrupted. The percentage of error for the different length of input codeword is tabulated in Table 1. From Table 1, it is noticed that the percentage of ISBN:

4 Table 5: Device utilization summary of the interleaver for 64-bit codeword Number of Slices: % Number of Slice Flip Flops: % Number of bonded IOBs: % Table 6: Memory usage of the interleaver for different length of input codeword 8-bit 16-bit 32-bit 64-bit Memory usage(kilobytes) Figure 6: RTL schematic of a Block Interleaver 4 Table 2: Device utilization summary of the interleaver for 8-bit codeword Number of Slices: % Number of Slice Flip Flops: % Number of bonded IOBs: % Table 3: Device utilization summary of the interleaver for 16-bit codeword Number of Slices: % Number of Slice Flip Flops: % Number of bonded IOBs: % Table 4: Device utilization summary of the interleaver for 32-bit codeword Number of Slices: % Number of Slice Flip Flops: % Number of bonded IOBs: % Table 7: On- Chip Power Summary of the interleaver On- chip 8-bit(W) 16-bit(W) 32-bit(W) 64-bit(W) Clock Logic: BRAM PLL Other IO Device Statistics Table 8: Power consumption of the interleaver Length of input Power(W) 8-bit bit bit bit length of the input codeword increases. Therefore, the memory usage of the device also increases. But the utilization of the device is less than other conventional methods. The memory utilization of the interleaver for the various input codeword length are tabulated in Table 6. The power estimation for different input codeword length which is measured using Xilinx Power Estimator (XPE) 13.2 is shown in Table 7 and 8. From the power consumption table of the interleaver, it is clear that interleaving with higher length of codeword consumes more power, but the power consumption is lower than other conventional methods. %subsectionsubsection error decreases as we increase the length of the input codeword. The RTL schematic of the interleaver design is shown in Figure 6, which consists of D-flipflops. Table 2, 3, 4 and 5 gives the device utilization summary of the interleaver for different length of input codeword. From the device utilization summary, we see that the number of slice and flip flop usage increases as the 5 Conclusion In this paper an efficient implementation of a block interleaver on FPGA platform has been proposed. The main objective was to build an interleaver design with minimum possible resources and verify the transmission and reception process of the given system model. The proposed model is verified by implementing every module separately. Simulation result in the form ISBN:

5 of timing diagram using Xilinx ISE Design Suite 13.2 is presented which endorses the successful operation of the model. This technique reduces FPGA resource utilization and power consumption compared to other implementation technique. Techniques can be devised to address the issue of time consumption to make the system more efficient for real time high data rate situations. [9] R. Asghar, Flexible Interleaving Sub-systems for FEC in Baseband Processors, Department of Electrical Engineering, Linkoping University, Sweden, Acknowledgements: This work was supported by Manash Pratim Sarma and Dr. Kandarpa Kumar Sarma, Department of ECE, Gauhati University and would like to avail this opportunity to extend my hearty thanks to them for their continuous support and wholehearted collaboration in this project. References: [1] K. Andrews, C. Heegard and D. Kozen, A Theory of Interleavers, School of Electrical Engineering, Department of Computer Science, Cornell University, Ithaca, New York. [2] M. A. Kousa, Performance of turbo codes with matrix interleavers, The Arabian Journal for Science and Engineering, vol. 28, no. 2B, pp , October [3] Y. J. Harbi, Effect of the Interleaver types on the Performance of the Parallel Concatenation Convolutional Codes, International Journal of Electrical and Computer Sciences IJECS- IJENS, vol. 12, no. 03, pp , June [4] A. Rai, N. Yadav., P. Chauhan, Performance Comparison of Interleavers, International Journal of Electronics Engineering, pp , [5] B. K. Upadhyaya and S. K. Sanyal, VHDL Modeling of Convolutional Interleaver- Deinterleaver for Efficient FPGA Implementation, International Journal of Scientific Research, vol. 2, no. 6, pp , November, [6] Md. E. Lodhi and S. Kumari, Four Arm Interleaver: Performance analysis, International Journal of Scientific Research, vol. 2, Issue 8, pp , August, [7] S. Badrinarayanan, J.M. Mathana, R.R. Hemamalini, VLSI Architecture of Dual Standard Interleaver for Turbo Codes, Journal of Theoretical and Applied Information Technology, pp , vol. 60, no. 2, February, [8] G. K. Sodhi, G. Saini and K. Sharma, Performance Evaluation of Interleaver in RS Codes using 16 PSK and QPSK, Journal of Information Systems and Communication, vol. 3, Issue 1, pp , February, ISBN:

Design of a Few Interleaver Techniques used with Gold Codes in Faded Wireless Channels

Design of a Few Interleaver Techniques used with Gold Codes in Faded Wireless Channels Design of a Few Interleaver Techniques used with Gold Codes in Faded Wireless Channels Barnali Das Comm. Technology, email:barnalidasgimt@g mail.com Manash P. Sarma Comm. Engineering, email:manashpelsc@gmail.

More information

Convolutional Coding Using Booth Algorithm For Application in Wireless Communication

Convolutional Coding Using Booth Algorithm For Application in Wireless Communication Available online at www.interscience.in Convolutional Coding Using Booth Algorithm For Application in Wireless Communication Sishir Kalita, Parismita Gogoi & Kandarpa Kumar Sarma Department of Electronics

More information

Generation of Orthogonal Logistic Map Sequences for Application in Wireless Channel and Implementation using a Multiplierless Technique

Generation of Orthogonal Logistic Map Sequences for Application in Wireless Channel and Implementation using a Multiplierless Technique Generation of Orthogonal Logistic Map Sequences for Application in Wireless Channel and Implementation using a Multiplierless Technique KATYAYANI KASHYAP 1, MANASH PRATIM SARMA 1, KANDARPA KUMAR SARMA

More information

FPGA Implementation of Digital Modulation Techniques BPSK and QPSK using HDL Verilog

FPGA Implementation of Digital Modulation Techniques BPSK and QPSK using HDL Verilog FPGA Implementation of Digital Techniques BPSK and QPSK using HDL Verilog Neeta Tanawade P. G. Department M.B.E.S. College of Engineering, Ambajogai, India Sagun Sudhansu P. G. Department M.B.E.S. College

More information

Design of Multimode Deinterleaver for different Wireless Communication Standards

Design of Multimode Deinterleaver for different Wireless Communication Standards Design of Multimode Deinterleaver for different Wireless Communication Standards Sarath Mohan K P 1, Sudeep Vasudevan 2 1 M.Tech Student, Department of Electronics and Communication Engineering SCMS School

More information

A Dynamic Reconcile Algorithm for Address Generator in Wimax Deinterleaver

A Dynamic Reconcile Algorithm for Address Generator in Wimax Deinterleaver A Dynamic Reconcile Algorithm for Address Generator in Wimax Deinterleaver Kavya J Mohan 1, Riboy Cheriyan 2 M Tech Scholar, Dept. of Electronics and Communication, SAINTGITS College of Engineering, Kottayam,

More information

ECE 6640 Digital Communications

ECE 6640 Digital Communications ECE 6640 Digital Communications Dr. Bradley J. Bazuin Assistant Professor Department of Electrical and Computer Engineering College of Engineering and Applied Sciences Chapter 8 8. Channel Coding: Part

More information

ISSN Vol.08,Issue.10, August-2016, Pages:

ISSN Vol.08,Issue.10, August-2016, Pages: ISSN 2348 2370 Vol.08,Issue.10, August-2016, Pages:2052-2059 www.ijatir.org Implementation of High Speed and Area Efficient Address Generator for WiMAX Deinterleaver B.ARAVIND KUMAR 1, Y. AVANIJA 2 1 PG

More information

TCM-coded OFDM assisted by ANN in Wireless Channels

TCM-coded OFDM assisted by ANN in Wireless Channels 1 Aradhana Misra & 2 Kandarpa Kumar Sarma Dept. of Electronics and Communication Technology Gauhati University Guwahati-781014. Assam, India Email: aradhana66@yahoo.co.in, kandarpaks@gmail.com Abstract

More information

ECE 6640 Digital Communications

ECE 6640 Digital Communications ECE 6640 Digital Communications Dr. Bradley J. Bazuin Assistant Professor Department of Electrical and Computer Engineering College of Engineering and Applied Sciences Chapter 8 8. Channel Coding: Part

More information

Implementation of Interleaver Address Generator for Multimode Communication in WLAN

Implementation of Interleaver Address Generator for Multimode Communication in WLAN Implementation of Interleaver Address Generator for Multimode Communication in WLA Kiran Koli IV Semester M.Tech, Dept. of ECE B..M Institute of Technology Bengaluru, India. Sheshaprasad Associate Professor,

More information

Power and Area Efficient Hardware Architecture for WiMAX Interleaving

Power and Area Efficient Hardware Architecture for WiMAX Interleaving International Journal of Signal Processing Systems Vol. 3, No. 1, June 2015 Power and Area Efficient Hardware Architecture for WiMAX Interleaving Zuber M. Patel Dept. of Electronics Engg., S.V. National

More information

Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator

Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator www.semargroups.org, www.ijsetr.com ISSN 2319-8885 Vol.02,Issue.10, September-2013, Pages:984-988 Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator MISS ANGEL

More information

FPGA Implementation of Viterbi Algorithm for Decoding of Convolution Codes

FPGA Implementation of Viterbi Algorithm for Decoding of Convolution Codes IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. I (Sep-Oct. 4), PP 46-53 e-issn: 39 4, p-issn No. : 39 497 FPGA Implementation of Viterbi Algorithm for Decoding of Convolution

More information

High Speed & High Frequency based Digital Up/Down Converter for WCDMA System

High Speed & High Frequency based Digital Up/Down Converter for WCDMA System High Speed & High Frequency based Digital Up/Down Converter for WCDMA System Arun Raj S.R Department of Electronics & Communication Engineering University B.D.T College of Engineering Davangere-Karnataka,

More information

Optimized BPSK and QAM Techniques for OFDM Systems

Optimized BPSK and QAM Techniques for OFDM Systems I J C T A, 9(6), 2016, pp. 2759-2766 International Science Press ISSN: 0974-5572 Optimized BPSK and QAM Techniques for OFDM Systems Manikandan J.* and M. Manikandan** ABSTRACT A modulation is a process

More information

Anju 1, Amit Ahlawat 2

Anju 1, Amit Ahlawat 2 Implementation of OFDM based Transreciever for IEEE 802.11A on FPGA Anju 1, Amit Ahlawat 2 1 Hindu College of Engineering, Sonepat 2 Shri Baba Mastnath Engineering College Rohtak Abstract This paper focus

More information

Hardware Implementation of OFDM Transmitter and Receiver Using FPGA

Hardware Implementation of OFDM Transmitter and Receiver Using FPGA Hardware Implementation of OFDM Transmitter and Receiver Using FPGA M.Narasimhulu M.Tech Student, Dept of ECE, Madanapalle Institute of Technology & Science. ABSTRACT: Orthogonal frequency division multiplexing

More information

Partial Reconfigurable Implementation of IEEE802.11g OFDM

Partial Reconfigurable Implementation of IEEE802.11g OFDM Indian Journal of Science and Technology, Vol 7(4S), 63 70, April 2014 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Partial Reconfigurable Implementation of IEEE802.11g OFDM S. Sivanantham 1*, R.

More information

Design and Implementation of BPSK Modulator and Demodulator using VHDL

Design and Implementation of BPSK Modulator and Demodulator using VHDL Design and Implementation of BPSK Modulator and Demodulator using VHDL Mohd. Amin Sultan Research scholar JNTU HYDERABAD, TELANGANA,INDIA amin.ashrafi@yahoo.com Hina Malik Research Scholar ROYAL INSTITUTE

More information

Design of COFDM Transceiver Using VHDL

Design of COFDM Transceiver Using VHDL Design of COFDM Transceiver Using VHDL Hemant Kumar Sharma Research Scholar Sanjay P. Sood HOD, ACS, HI & Electronics Division Balwinder Singh Design Engineer ABSTRACT OFDM is combined with channel coding

More information

Performance Analysis of OFDM System with QPSK for Wireless Communication

Performance Analysis of OFDM System with QPSK for Wireless Communication IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 11, Issue 3, Ver. I (May-Jun.2016), PP 33-37 www.iosrjournals.org Performance Analysis

More information

SPLIT MLSE ADAPTIVE EQUALIZATION IN SEVERELY FADED RAYLEIGH MIMO CHANNELS

SPLIT MLSE ADAPTIVE EQUALIZATION IN SEVERELY FADED RAYLEIGH MIMO CHANNELS SPLIT MLSE ADAPTIVE EQUALIZATION IN SEVERELY FADED RAYLEIGH MIMO CHANNELS RASHMI SABNUAM GUPTA 1 & KANDARPA KUMAR SARMA 2 1 Department of Electronics and Communication Engineering, Tezpur University-784028,

More information

Low Power Efficient MIMO-OFDM Design for n WLAN System

Low Power Efficient MIMO-OFDM Design for n WLAN System Low Power Efficient MIMO-OFDM Design for 802.11n WLAN System L.P. Thakare Research Scholar, Department of Electronics Engineering, G.H.Raisoni College of Engineering, Nagpur Dr.Amol.Y.Deshmukh Professor,

More information

Implementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST

Implementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST ǁ Volume 02 - Issue 01 ǁ January 2017 ǁ PP. 06-14 Implementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST Ms. Deepali P. Sukhdeve Assistant Professor Department

More information

Realization of NOMA Scheme using Interleaved Division Multiple Access for 5G

Realization of NOMA Scheme using Interleaved Division Multiple Access for 5G Realization of NOMA Scheme using Interleaved Division Multiple Access for 5G Dr. S. Syed Ameer Abbas Professor, Department of Electronics and Communication Engineering Mepco Schlenk Engineering College,

More information

International Journal of Scientific & Engineering Research Volume 9, Issue 3, March ISSN

International Journal of Scientific & Engineering Research Volume 9, Issue 3, March ISSN International Journal of Scientific & Engineering Research Volume 9, Issue 3, March-2018 1605 FPGA Design and Implementation of Convolution Encoder and Viterbi Decoder Mr.J.Anuj Sai 1, Mr.P.Kiran Kumar

More information

A Simulation of Wideband CDMA System on Digital Up/Down Converters

A Simulation of Wideband CDMA System on Digital Up/Down Converters Scientific Journal Impact Factor (SJIF): 1.711 e-issn: 2349-9745 p-issn: 2393-8161 International Journal of Modern Trends in Engineering and Research www.ijmter.com A Simulation of Wideband CDMA System

More information

Performance Analysis of WiMAX Physical Layer Model using Various Techniques

Performance Analysis of WiMAX Physical Layer Model using Various Techniques Volume-4, Issue-4, August-2014, ISSN No.: 2250-0758 International Journal of Engineering and Management Research Available at: www.ijemr.net Page Number: 316-320 Performance Analysis of WiMAX Physical

More information

International Journal of Advance Engineering and Research Development

International Journal of Advance Engineering and Research Development Scientific Journal of Impact Factor (SJIF): 4.72 International Journal of Advance Engineering and Research Development Volume 4, Issue 4, April -2017 e-issn (O): 2348-4470 p-issn (P): 2348-6406 High Speed

More information

Single Error Correcting Codes (SECC) 6.02 Spring 2011 Lecture #9. Checking the parity. Using the Syndrome to Correct Errors

Single Error Correcting Codes (SECC) 6.02 Spring 2011 Lecture #9. Checking the parity. Using the Syndrome to Correct Errors Single Error Correcting Codes (SECC) Basic idea: Use multiple parity bits, each covering a subset of the data bits. No two message bits belong to exactly the same subsets, so a single error will generate

More information

TABLE OF CONTENTS CHAPTER TITLE PAGE

TABLE OF CONTENTS CHAPTER TITLE PAGE TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK TABLE OF CONTENTS LIST OF TABLES LIST OF FIGURES LIST OF ABBREVIATIONS i i i i i iv v vi ix xi xiv 1 INTRODUCTION 1 1.1

More information

OFDM Based Low Power Secured Communication using AES with Vedic Mathematics Technique for Military Applications

OFDM Based Low Power Secured Communication using AES with Vedic Mathematics Technique for Military Applications OFDM Based Low Power Secured Communication using AES with Vedic Mathematics Technique for Military Applications Elakkiya.V 1, Sharmila.S 2, Swathi Priya A.S 3, Vinodha.K 4 1,2,3,4 Department of Electronics

More information

FPGA Realization of Gaussian Pulse Shaped QPSK Modulator

FPGA Realization of Gaussian Pulse Shaped QPSK Modulator FPGA Realization of Gaussian Pulse Shaped QPSK Modulator TANANGI SNEHITHA, Mr. AMAN KUMAR Abstract In past few years, a major transition from analog to digital modulation techniques has occurred and it

More information

Performance Evaluation of IEEE STD d Transceiver

Performance Evaluation of IEEE STD d Transceiver IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735. Volume 6, Issue 2 (May. - Jun. 2013), PP 21-26 Performance Evaluation of IEEE STD 802.16d Transceiver

More information

Physical Layer: Modulation, FEC. Wireless Networks: Guevara Noubir. S2001, COM3525 Wireless Networks Lecture 3, 1

Physical Layer: Modulation, FEC. Wireless Networks: Guevara Noubir. S2001, COM3525 Wireless Networks Lecture 3, 1 Wireless Networks: Physical Layer: Modulation, FEC Guevara Noubir Noubir@ccsneuedu S, COM355 Wireless Networks Lecture 3, Lecture focus Modulation techniques Bit Error Rate Reducing the BER Forward Error

More information

VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K.

VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K. VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K. Sasikala 2 1 Professor, Department of Electronics and Communication

More information

BPSK Modulation and Demodulation Scheme on Spartan-3 FPGA

BPSK Modulation and Demodulation Scheme on Spartan-3 FPGA BPSK Modulation and Demodulation Scheme on Spartan-3 FPGA Mr. Pratik A. Bhore 1, Miss. Mamta Sarde 2 pbhore3@gmail.com1, mmsarde@gmail.com2 Department of Electronics & Communication Engineering Abha Gaikwad-Patil

More information

Study of Turbo Coded OFDM over Fading Channel

Study of Turbo Coded OFDM over Fading Channel International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 3, Issue 2 (August 2012), PP. 54-58 Study of Turbo Coded OFDM over Fading Channel

More information

Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions

Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions IEEE ICET 26 2 nd International Conference on Emerging Technologies Peshawar, Pakistan 3-4 November 26 Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions

More information

Design of 2 4 Alamouti Transceiver Using FPGA

Design of 2 4 Alamouti Transceiver Using FPGA Design of 2 4 Alamouti Transceiver Using FPGA Khalid Awaad Humood Electronic Dept. College of Engineering, Diyala University Baquba, Diyala, Iraq Saad Mohammed Saleh Computer and Software Dept. College

More information

BPSK System on Spartan 3E FPGA

BPSK System on Spartan 3E FPGA INTERNATIONAL JOURNAL OF INNOVATIVE TECHNOLOGIES, VOL. 02, ISSUE 02, FEB 2014 ISSN 2321 8665 BPSK System on Spartan 3E FPGA MICHAL JON 1 M.S. California university, Email:santhoshini33@gmail.com. ABSTRACT-

More information

Design of Low power Reconfiguration based Modulation and Demodulation for OFDM Communication Systems

Design of Low power Reconfiguration based Modulation and Demodulation for OFDM Communication Systems Design of Low power Reconfiguration based Modulation and Demodulation for OFDM Communication Systems 1 Mr. G. Manikandan 1 Research Scholar, Department of ECE, St. Peter s University, Avadi, Chennai, India.

More information

Design And Implementation of FM0/Manchester coding for DSRC. Applications

Design And Implementation of FM0/Manchester coding for DSRC. Applications Design And Implementation of / coding for DSRC Applications Supriya Shivaji Garade, Prof.P.R.Badadapure Department of Electronics and Telecommunication JSPM s Imperial College of Engineering and Research

More information

An Optimized Design for Parallel MAC based on Radix-4 MBA

An Optimized Design for Parallel MAC based on Radix-4 MBA An Optimized Design for Parallel MAC based on Radix-4 MBA R.M.N.M.Varaprasad, M.Satyanarayana Dept. of ECE, MVGR College of Engineering, Andhra Pradesh, India Abstract In this paper a novel architecture

More information

Implementation of Different Interleaving Techniques for Performance Evaluation of CDMA System

Implementation of Different Interleaving Techniques for Performance Evaluation of CDMA System Implementation of Different Interleaving Techniques for Performance Evaluation of CDMA System Anshu Aggarwal 1 and Vikas Mittal 2 1 Anshu Aggarwal is student of M.Tech. in the Department of Electronics

More information

Design and Implementation of 4-QAM Architecture for OFDM Communication System in VHDL using Xilinx

Design and Implementation of 4-QAM Architecture for OFDM Communication System in VHDL using Xilinx Design and Implementation of 4-QAM Architecture for OFDM Communication System in VHDL using Xilinx 1 Mr.Gaurang Rajan, 2 Prof. Kiran Trivedi 3 Prof.R.M.Soni 1 PG student (EC), S.S.E.C., Bhavnagar-Gujarat

More information

Implementation of Space Time Block Codes for Wimax Applications

Implementation of Space Time Block Codes for Wimax Applications Implementation of Space Time Block Codes for Wimax Applications M Ravi 1, A Madhusudhan 2 1 M.Tech Student, CVSR College of Engineering Department of Electronics and Communication Engineering Hyderabad,

More information

Vol. 4, No. 4 April 2013 ISSN Journal of Emerging Trends in Computing and Information Sciences CIS Journal. All rights reserved.

Vol. 4, No. 4 April 2013 ISSN Journal of Emerging Trends in Computing and Information Sciences CIS Journal. All rights reserved. FPGA Implementation Platform for MIMO- Based on UART 1 Sherif Moussa,, 2 Ahmed M.Abdel Razik, 3 Adel Omar Dahmane, 4 Habib Hamam 1,3 Elec and Comp. Eng. Department, Université du Québec à Trois-Rivières,

More information

SECTION 4 CHANNEL FORMAT TYPES AND RATES. 4.1 General

SECTION 4 CHANNEL FORMAT TYPES AND RATES. 4.1 General SECTION 4 CHANNEL FORMAT TYPES AND RATES 4.1 General 4.1.1 Aircraft system-timing reference point. The reference timing point for signals generated and received by the AES shall be at the antenna. 4.1.2

More information

Design of Multiplier Less 32 Tap FIR Filter using VHDL

Design of Multiplier Less 32 Tap FIR Filter using VHDL International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of Multiplier Less 32 Tap FIR Filter using VHDL Abul Fazal Reyas Sarwar 1, Saifur Rahman 2 1 (ECE, Integral University, India)

More information

Adoption of this document as basis for broadband wireless access PHY

Adoption of this document as basis for broadband wireless access PHY Project Title Date Submitted IEEE 802.16 Broadband Wireless Access Working Group Proposal on modulation methods for PHY of FWA 1999-10-29 Source Jay Bao and Partha De Mitsubishi Electric ITA 571 Central

More information

Chaos based Communication System Using Reed Solomon (RS) Coding for AWGN & Rayleigh Fading Channels

Chaos based Communication System Using Reed Solomon (RS) Coding for AWGN & Rayleigh Fading Channels 2015 IJSRSET Volume 1 Issue 1 Print ISSN : 2395-1990 Online ISSN : 2394-4099 Themed Section: Engineering and Technology Chaos based Communication System Using Reed Solomon (RS) Coding for AWGN & Rayleigh

More information

Design High speed Reed Solomon Decoder on FPGA

Design High speed Reed Solomon Decoder on FPGA Design High speed Reed Solomon Decoder on FPGA Saroj Bakale Agnihotri College of Engineering, 1 Wardha, India. sarojvb87@gmail.com Dhananjay Dabhade Assistant Professor, Agnihotri College of Engineering,

More information

DESIGN OF LOW POWER HIGH SPEED ERROR TOLERANT ADDERS USING FPGA

DESIGN OF LOW POWER HIGH SPEED ERROR TOLERANT ADDERS USING FPGA International Journal of Advanced Research in Engineering and Technology (IJARET) Volume 10, Issue 1, January February 2019, pp. 88 94, Article ID: IJARET_10_01_009 Available online at http://www.iaeme.com/ijaret/issues.asp?jtype=ijaret&vtype=10&itype=1

More information

International Journal of Advanced Research in Computer Science and Software Engineering

International Journal of Advanced Research in Computer Science and Software Engineering Volume 3, Issue 1, January 2013 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Design of Digital

More information

Publication of Little Lion Scientific R&D, Islamabad PAKISTAN

Publication of Little Lion Scientific R&D, Islamabad PAKISTAN FPGA IMPLEMENTATION OF SCALABLE BANDWIDTH SINGLE CARRIER FREQUENCY DOMAIN MULTIPLE ACCESS TRANSCEIVER FOR THE FOURTH GENERATION WIRELESS COMMUNICATION 1 DHIRENDRA KUMAR TRIPATHI, S. ARULMOZHI NANGAI, 2

More information

Rep. ITU-R BO REPORT ITU-R BO SATELLITE-BROADCASTING SYSTEMS OF INTEGRATED SERVICES DIGITAL BROADCASTING

Rep. ITU-R BO REPORT ITU-R BO SATELLITE-BROADCASTING SYSTEMS OF INTEGRATED SERVICES DIGITAL BROADCASTING Rep. ITU-R BO.7- REPORT ITU-R BO.7- SATELLITE-BROADCASTING SYSTEMS OF INTEGRATED SERVICES DIGITAL BROADCASTING (Questions ITU-R 0/0 and ITU-R 0/) (990-994-998) Rep. ITU-R BO.7- Introduction The progress

More information

PERFORMANCE EVALUATION OF WIMAX SYSTEM USING CONVOLUTIONAL PRODUCT CODE (CPC)

PERFORMANCE EVALUATION OF WIMAX SYSTEM USING CONVOLUTIONAL PRODUCT CODE (CPC) Progress In Electromagnetics Research C, Vol. 5, 125 133, 2008 PERFORMANCE EVALUATION OF WIMAX SYSTEM USING CONVOLUTIONAL PRODUCT CODE (CPC) A. Ebian, M. Shokair, and K. H. Awadalla Faculty of Electronic

More information

Performance Analysis of Concatenated RS-CC Codes for WiMax System using QPSK

Performance Analysis of Concatenated RS-CC Codes for WiMax System using QPSK Performance Analysis of Concatenated RS-CC Codes for WiMax System using QPSK Department of Electronics Technology, GND University Amritsar, Punjab, India Abstract-In this paper we present a practical RS-CC

More information

BER Analysis of BPSK and QAM Modulation Schemes using RS Encoding over Rayleigh Fading Channel

BER Analysis of BPSK and QAM Modulation Schemes using RS Encoding over Rayleigh Fading Channel BER Analysis of BPSK and QAM Modulation Schemes using RS Encoding over Rayleigh Fading Channel Faisal Rasheed Lone Department of Computer Science & Engineering University of Kashmir Srinagar J&K Sanjay

More information

Implementation of Digital Communication Laboratory on FPGA

Implementation of Digital Communication Laboratory on FPGA Implementation of Digital Communication Laboratory on FPGA MOLABANTI PRAVEEN KUMAR 1, T.S.R KRISHNA PRASAD 2, M.VIJAYA KUMAR 3 M.Tech Student, ECE Department, Gudlavalleru Engineering College, Gudlavalleru

More information

Simulation and Verification of FPGA based Digital Modulators using MATLAB

Simulation and Verification of FPGA based Digital Modulators using MATLAB Simulation and Verification of FPGA based Digital Modulators using MATLAB Pronnati, Dushyant Singh Chauhan Abstract - Digital Modulators (i.e. BASK, BFSK, BPSK) which are implemented on FPGA are simulated

More information

Design and Simulation of 16x16 Hybrid Multiplier based on Modified Booth algorithm and Wallace tree Structure

Design and Simulation of 16x16 Hybrid Multiplier based on Modified Booth algorithm and Wallace tree Structure Design and Simulation of 16x16 Hybrid Multiplier based on Modified Booth algorithm and Wallace tree Structure 1 JUILI BORKAR, 2 DR.U.M.GOKHALE 1 M.TECH VLSI (STUDENT), DEPARTMENT OF ETC, GHRIET, NAGPUR,

More information

Power consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA

Power consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA Power consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA 1 Neenu Joseph, 2 Dr. P Nirmal Kumar 1 Research Scholar, Department of ECE Anna University, Chennai,

More information

BPSK_DEMOD. Binary-PSK Demodulator Rev Key Design Features. Block Diagram. Applications. General Description. Generic Parameters

BPSK_DEMOD. Binary-PSK Demodulator Rev Key Design Features. Block Diagram. Applications. General Description. Generic Parameters Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core reset 16-bit signed input data samples Automatic carrier acquisition with no complex setup required User specified design

More information

DESIGN, IMPLEMENTATION AND OPTIMISATION OF 4X4 MIMO-OFDM TRANSMITTER FOR

DESIGN, IMPLEMENTATION AND OPTIMISATION OF 4X4 MIMO-OFDM TRANSMITTER FOR DESIGN, IMPLEMENTATION AND OPTIMISATION OF 4X4 MIMO-OFDM TRANSMITTER FOR COMMUNICATION SYSTEMS Abstract M. Chethan Kumar, *Sanket Dessai Department of Computer Engineering, M.S. Ramaiah School of Advanced

More information

VLSI Implementation of Digital Down Converter (DDC)

VLSI Implementation of Digital Down Converter (DDC) Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya

More information

SIMULATION AND IMPLEMENTATION OF LOW POWER QPSK ON FPGA Tushar V. Kafare*1 *1( E&TC department, GHRCEM Pune, India.)

SIMULATION AND IMPLEMENTATION OF LOW POWER QPSK ON FPGA Tushar V. Kafare*1 *1( E&TC department, GHRCEM Pune, India.) www.ardigitech.inissn 2320-883X, VOLUME 1 ISSUE 4, 01/10/2013 SIMULATION AND IMPLEMENTATION OF LOW POWER QPSK ON FPGA Tushar V. Kafare*1 *1( E&TC department, GHRCEM Pune, India.) tusharkafare31@gmail.com*1

More information

FINITE IMPULSE RESPONSE (FIR) FILTER

FINITE IMPULSE RESPONSE (FIR) FILTER CHAPTER 3 FINITE IMPULSE RESPONSE (FIR) FILTER 3.1 Introduction Digital filtering is executed in two ways, utilizing either FIR (Finite Impulse Response) or IIR (Infinite Impulse Response) Filters (MathWorks

More information

Design and FPGA Implementation of an Adaptive Demodulator. Design and FPGA Implementation of an Adaptive Demodulator

Design and FPGA Implementation of an Adaptive Demodulator. Design and FPGA Implementation of an Adaptive Demodulator Design and FPGA Implementation of an Adaptive Demodulator Sandeep Mukthavaram August 23, 1999 Thesis Defense for the Degree of Master of Science in Electrical Engineering Department of Electrical Engineering

More information

CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI

CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI 98 CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI 5.1 INTRODUCTION This chapter deals with the design and development of FPGA based PWM generation with the focus on to improve the

More information

Realization of 8x8 MIMO-OFDM design system using FPGA veritex 5

Realization of 8x8 MIMO-OFDM design system using FPGA veritex 5 Realization of 8x8 MIMO-OFDM design system using FPGA veritex 5 Bharti Gondhalekar, Rajesh Bansode, Geeta Karande, Devashree Patil Abstract OFDM offers high spectral efficiency and resilience to multipath

More information

CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION

CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 34 CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 3.1 Introduction A number of PWM schemes are used to obtain variable voltage and frequency supply. The Pulse width of PWM pulsevaries with

More information

Hardware Implementation of OFDM Transceiver. Authors Birangal U. M 1, Askhedkar A. R 2 1,2 MITCOE, Pune, India

Hardware Implementation of OFDM Transceiver. Authors Birangal U. M 1, Askhedkar A. R 2 1,2 MITCOE, Pune, India ABSTRACT International Journal Of Scientific Research And Education Volume 3 Issue 9 Pages-4564-4569 October-2015 ISSN (e): 2321-7545 Website: http://ijsae.in DOI: http://dx.doi.org/10.18535/ijsre/v3i10.09

More information

Comparison of BER for Various Digital Modulation Schemes in OFDM System

Comparison of BER for Various Digital Modulation Schemes in OFDM System ISSN: 2278 909X Comparison of BER for Various Digital Modulation Schemes in OFDM System Jaipreet Kaur, Hardeep Kaur, Manjit Sandhu Abstract In this paper, an OFDM system model is developed for various

More information

Keywords SEFDM, OFDM, FFT, CORDIC, FPGA.

Keywords SEFDM, OFDM, FFT, CORDIC, FPGA. Volume 4, Issue 11, November 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Future to

More information

EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK

EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK Vikas Gupta 1, K. Khare 2 and R. P. Singh 2 1 Department of Electronics and Telecommunication, Vidyavardhani s College

More information

FPGA Implementation of QAM and ASK Digital Modulation Techniques

FPGA Implementation of QAM and ASK Digital Modulation Techniques FPGA Implementation of QAM and ASK Digital Modulation Techniques Anumeha Saxena 1, Lalit Bandil 2 Student 1, Assistant Professor 2 Department of Electronics and Communication Acropolis Institute of Technology

More information

Ultra Wideband Transceiver Design

Ultra Wideband Transceiver Design Ultra Wideband Transceiver Design By: Wafula Wanjala George For: Bachelor Of Science In Electrical & Electronic Engineering University Of Nairobi SUPERVISOR: Dr. Vitalice Oduol EXAMINER: Dr. M.K. Gakuru

More information

Hardware implementation of Zero-force Precoded MIMO OFDM system to reduce BER

Hardware implementation of Zero-force Precoded MIMO OFDM system to reduce BER Hardware implementation of Zero-force Precoded MIMO OFDM system to reduce BER Deepak Kumar S Nadiger 1, Meena Priya Dharshini 2 P.G. Student, Department of Electronics & communication Engineering, CMRIT

More information

Hardware Implementation of BCH Error-Correcting Codes on a FPGA

Hardware Implementation of BCH Error-Correcting Codes on a FPGA Hardware Implementation of BCH Error-Correcting Codes on a FPGA Laurenţiu Mihai Ionescu Constantin Anton Ion Tutănescu University of Piteşti University of Piteşti University of Piteşti Alin Mazăre University

More information

Field Programmable Gate Array Implementation and Testing of a Minimum-phase Finite Impulse Response Filter

Field Programmable Gate Array Implementation and Testing of a Minimum-phase Finite Impulse Response Filter Field Programmable Gate Array Implementation and Testing of a Minimum-phase Finite Impulse Response Filter P. K. Gaikwad Department of Electronics Willingdon College, Sangli, India e-mail: pawangaikwad2003

More information

Versuch 7: Implementing Viterbi Algorithm in DLX Assembler

Versuch 7: Implementing Viterbi Algorithm in DLX Assembler FB Elektrotechnik und Informationstechnik AG Entwurf mikroelektronischer Systeme Prof. Dr.-Ing. N. Wehn Vertieferlabor Mikroelektronik Modelling the DLX RISC Architecture in VHDL Versuch 7: Implementing

More information

IJITKMI Volume 6 Number 2 July-December 2013 pp FPGA-based implementation of UART

IJITKMI Volume 6 Number 2 July-December 2013 pp FPGA-based implementation of UART FPGA-based implementation of UART Kamal Kumar Sharma 1 Parul Sharma 2 1 Professor; 2 Assistant Professor Dept. of Electronics and Comm Engineering, E-max School of Engineering and Applied Research, Ambala

More information

REALISATION OF AWGN CHANNEL EMULATION MODULES UNDER SISO AND SIMO

REALISATION OF AWGN CHANNEL EMULATION MODULES UNDER SISO AND SIMO REALISATION OF AWGN CHANNEL EMULATION MODULES UNDER SISO AND SIMO ENVIRONMENTS FOR 4G LTE SYSTEMS Dr. R. Shantha Selva Kumari 1 and M. Aarti Meena 2 1 Department of Electronics and Communication Engineering,

More information

Lecture #2. EE 471C / EE 381K-17 Wireless Communication Lab. Professor Robert W. Heath Jr.

Lecture #2. EE 471C / EE 381K-17 Wireless Communication Lab. Professor Robert W. Heath Jr. Lecture #2 EE 471C / EE 381K-17 Wireless Communication Lab Professor Robert W. Heath Jr. Preview of today s lecture u Introduction to digital communication u Components of a digital communication system

More information

Performance Analysis of n Wireless LAN Physical Layer

Performance Analysis of n Wireless LAN Physical Layer 120 1 Performance Analysis of 802.11n Wireless LAN Physical Layer Amr M. Otefa, Namat M. ElBoghdadly, and Essam A. Sourour Abstract In the last few years, we have seen an explosive growth of wireless LAN

More information

Name: Zohreh Mohammadkhani. (Neyshabur), ID:

Name: Zohreh Mohammadkhani. (Neyshabur),  ID: FPGA Implementation of Interleaver Morteza Zilaei Bouri Designation Master Degree, Organization: Islamic Azad University science and research, Khorasan-e-Razavi Branch (Neyshabur), Email ID: Mortezazilaie@yahoo.com

More information

Contents Chapter 1: Introduction... 2

Contents Chapter 1: Introduction... 2 Contents Chapter 1: Introduction... 2 1.1 Objectives... 2 1.2 Introduction... 2 Chapter 2: Principles of turbo coding... 4 2.1 The turbo encoder... 4 2.1.1 Recursive Systematic Convolutional Codes... 4

More information

Digital Television Lecture 5

Digital Television Lecture 5 Digital Television Lecture 5 Forward Error Correction (FEC) Åbo Akademi University Domkyrkotorget 5 Åbo 8.4. Error Correction in Transmissions Need for error correction in transmissions Loss of data during

More information

II. FRAME STRUCTURE In this section, we present the downlink frame structure of 3GPP LTE and WiMAX standards. Here, we consider

II. FRAME STRUCTURE In this section, we present the downlink frame structure of 3GPP LTE and WiMAX standards. Here, we consider Forward Error Correction Decoding for WiMAX and 3GPP LTE Modems Seok-Jun Lee, Manish Goel, Yuming Zhu, Jing-Fei Ren, and Yang Sun DSPS R&D Center, Texas Instruments ECE Depart., Rice University {seokjun,

More information

Multi-Channel FIR Filters

Multi-Channel FIR Filters Chapter 7 Multi-Channel FIR Filters This chapter illustrates the use of the advanced Virtex -4 DSP features when implementing a widely used DSP function known as multi-channel FIR filtering. Multi-channel

More information

An Efficient Forward Error Correction Scheme for Wireless Sensor Network

An Efficient Forward Error Correction Scheme for Wireless Sensor Network Available online at www.sciencedirect.com Procedia Technology 4 (2012 ) 737 742 C3IT-2012 An Efficient Forward Error Correction Scheme for Wireless Sensor Network M.P.Singh a, Prabhat Kumar b a Computer

More information

UNIFIED DIGITAL AUDIO AND DIGITAL VIDEO BROADCASTING SYSTEM USING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING (OFDM) SYSTEM

UNIFIED DIGITAL AUDIO AND DIGITAL VIDEO BROADCASTING SYSTEM USING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING (OFDM) SYSTEM UNIFIED DIGITAL AUDIO AND DIGITAL VIDEO BROADCASTING SYSTEM USING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING (OFDM) SYSTEM 1 Drakshayini M N, 2 Dr. Arun Vikas Singh 1 drakshayini@tjohngroup.com, 2 arunsingh@tjohngroup.com

More information

Socware, Pacwoman & Flexible Radio. Peter Nilsson. Program Manager Socware Research & Education

Socware, Pacwoman & Flexible Radio. Peter Nilsson. Program Manager Socware Research & Education Socware, Pacwoman & Flexible Radio Peter Nilsson Program Manager Socware Research & Education Associate Professor Digital ASIC Group Department of Electroscience Lund University Socware: System-on-Chip

More information

Channel Encoding Block for Mobile WiMAX Networks Using Reconfigurable Hardware

Channel Encoding Block for Mobile WiMAX Networks Using Reconfigurable Hardware Journal of Applied Computing Research, 1(2):69-75 July-December 2011 2011 by Unisinos - doi: 10.4013/jacr.2011.12.01 Channel Encoding Block for Mobile WiMAX Networks Using Reconfigurable Hardware Cristiano

More information

CDMA Tutorial April 29, Michael Souryal April 29, 2006

CDMA Tutorial April 29, Michael Souryal April 29, 2006 Michael Souryal April 29, 2006 Common Components Encoding, modulation, spreading Common Features/Functionality Power control, diversity, soft handoff System Particulars cdmaone (IS-95) cdma2000 Sources:

More information

Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm

Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm Vijay Kumar Ch 1, Leelakrishna Muthyala 1, Chitra E 2 1 Research Scholar, VLSI, SRM University, Tamilnadu, India 2 Assistant Professor,

More information

Lecture 4: Wireless Physical Layer: Channel Coding. Mythili Vutukuru CS 653 Spring 2014 Jan 16, Thursday

Lecture 4: Wireless Physical Layer: Channel Coding. Mythili Vutukuru CS 653 Spring 2014 Jan 16, Thursday Lecture 4: Wireless Physical Layer: Channel Coding Mythili Vutukuru CS 653 Spring 2014 Jan 16, Thursday Channel Coding Modulated waveforms disrupted by signal propagation through wireless channel leads

More information