Creating Broadband Analog Models for SerDes Applications

Size: px
Start display at page:

Download "Creating Broadband Analog Models for SerDes Applications"

Transcription

1 Creating Broadband Analog Models for SerDes Applications Adge Hawes, IBM Doug White, Cisco Walter Katz, SiSoft Todd Westerhoff, SiSoft DesignCon 2009 IBIS Summit Santa Clara, CA February 5, 2009 Signal Integrity Software, Inc.

2 Agenda IBIS-AMI Models Analog Output Characteristics SerDes Reference Platforms SerDes Driver Modeling Correlation Existing Proposals The Direct Path Summary 2

3 IBIS-AMI Models An IBIS-AMI model has two parts: Analog Model Models unequalized analog device behavior Traditional IBIS table-driven models supplied as text (.IBS) files Used to characterize analog network and derive impulse response Analog model points to additional algorithmic model Algorithmic Model Models equalization and clock recovery behavior Supplied as executable code Models can operate at two different levels: INIT: impulse response processing GETWAVE: time-domain waveform processing 3

4 Analog Output Characteristics Our Target Behavior F A Low Pass Filter! Hz Hz 13 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands 13 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others may be claimed as the property of others ~ pf pf V Michael Mirmak IBIS-ATM Work Archive 1-Oct-2008 ~ pf pf Frequency-dependence of buffer behavior has been well documented Arpad Muranyi, 2003 Michael Mirmak 2004, 2008 Both transmission and reflection behaviors are frequency-dependent Existing IBIS black-box model doesn t represent broadband behavior 4

5 SerDes Analog Model Requirements Accurately model impedance and capacitance (transmission and reflection) characteristics over a wide frequency range Leverage existing IBIS format Leverage existing vendor data and processes Easy to understand and use 5

6 SerDes Reference Platforms Traditionally, IBIS models have been compared to SPICE simulations and physical measurement SerDes models are usually compared to internal vendor tools, which are correlated to measurement 6

7 Modeling SerDes Drivers Buffer model S Transmission Reflection P N Since we re comparing to SerDes vendor tools, we should understand how they model analog circuit behavior One method is to represent the driver as an ideal source in series with S-parameter data This scheme is simple to implement and models transmission / reflection characteristics across a wide frequency range 7

8 How Can We Do This in IBIS? + - [???] P An ideal source could be approximated with existing IBIS constructs S Better method is to just use an ideal source + - Analog Model N Algorithmic models handle the equalization behavior How do we include the S-parameter block? In AMI Out Algorithmic Model 8

9 Current IBIS Proposals Concept C Comp Comp Branch 1 Branch 2 Branch 3 This This approach approach captures captures both both buffer buffer Z(f) Z(f) and and Z(V) Z(V) variations, variations, improving improving timetimeand and frequency-domain frequency-domain modeling. modeling. It It supports supports the the Rdie Rdie DDR DDR approach approach currently currently documented documented by by JEDEC. JEDEC. It It avoids avoids direct direct frequency-based frequency-based tables, tables, difficult difficult extraction extraction methods methods or or extensive extensive model model pre-processing. pre-processing. Supporting Supporting these these in in today's today's tools tools should should not not represent represent any any more more of of a a burden burden than than classic classic C_comp C_comp does. does. The The tables tables here here cover cover an an I-V-like I-V-like voltage voltage range, range, but but need need not not match match I-V I-V ranges ranges for for any any particular particular table. table. In In many many cases cases a a pair pair of of voltage voltage rows rows for for a a particular particular [... [... R] R] and and [... [... C] C] with with different different voltages voltages but but identical identical R and and C values values per per corner corner would would be be perfectly perfectly adequate. adequate. Michael Mirmak has proposed an N-stage RC ladder network Could frequency-dependent behavior be adequately represented in this manner? 4 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands 4 may Copyright be claimed (C) 2008 as the Intel property Corporation. of othersall Rights Reserved.*Other names and brands may be claimed as the property of others Michael Mirmak IBIS-ATM Work Archive 1-Oct-2008 Final Stage Subcircuit Walter Katz IBIS-ATM Work Archive Multiple Presentations P N Walter Katz s IBIS Interconnect SPICE proposal could be used to encapsulate S-parameter data 9

10 The Direct Path + - DH PH H Point directly to a TOUCHSTONE file from within the buffer or component model TOUCHSTONE is already an EIA standard + - DL S PL L The S-Parameter element would be inserted between an ideal source and the pad nodes TSTONEFILE max * drv_bc.s4p DH PH DL PL TSTONEFILE typ * drv_tc.s4p DH PH DL PL TSTONEFILE min * drv_wc.s4p DH PH DL PL * Corners need further discussion Touchstone is a registered trademark of Agilent Technologies, Inc. and is used with permission. 10

11 Correlation to Reference Platforms How well would the S-parameter scheme work? Commercial tools are already using it Results for one tool were reported at the DAC 2008 Summit IBIS-AMI Model Results Correlation to IBM HSSCDR 11

12 Summary Analog buffers have frequency-dependent transmission/reflection behaviors that need to be properly represented for SerDes analysis An ideal source / S-parameter combination models these behaviors well Results correlate to established vendor tools Existing IBIS efforts can be adapted to meet this requirement, or we can point to S-parameter data directly Main issue is expediency: need is NOW Direct method already in production use 12

IBIS-AMI Terminology Overview

IBIS-AMI Terminology Overview IBIS-AMI Terminology Overview Walter Katz, SiSoft wkatz@sisoft.com Mike Steinberger, SiSoft msteinb@sisoft.com Todd Westerhoff, SiSoft twesterh@sisoft.com DAC 2009 IBIS Summit San Francisco, CA July 28,

More information

DesignCon 2010 Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

DesignCon 2010 Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement DesignCon 2010 Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement Todd Westerhoff, Signal Integrity Software, Inc. twesterh@sisoft.com Adge Hawes, IBM adge@uk.ibm.com

More information

Two for One: Leveraging SerDes Flows for AMI Model Development

Two for One: Leveraging SerDes Flows for AMI Model Development TITLE Two for One: Leveraging SerDes Flows for AMI Model Development Todd Westerhoff, SiSoft Corey Mathis, MathWorks Image Authors: Corey Mathis, Ren Sang Nah (MathWorks) Richard Allred, Todd Westerhoff

More information

Two for One: SerDes Flows for AMI Model Development

Two for One: SerDes Flows for AMI Model Development Two for One: SerDes Flows for AMI Model Development Corey Mathis, Ren Sang Nah (MathWorks) Richard Allred, Todd Westerhoff (SiSoft) DesignCon 2016 IBIS Summit Santa Clara, California January 22, 2016 *

More information

IBIS-AMI: New Users, New Uses

IBIS-AMI: New Users, New Uses IBIS-AMI: New Users, New Uses Panel Discussion: Wednesday January 31, 2018, 3:45-5pm Moderator: Donald Telian, SiGuys Welcome to the 2018 AMI Panel Discussion IBIS-AMI: New Users, New Uses o Donald Telian,

More information

Issues with C_comp and Differential Multi-stage IBIS Models. Michael Mirmak Intel Corporation. IBIS Summit DesignCon East 2004 April 5, 2004.

Issues with C_comp and Differential Multi-stage IBIS Models. Michael Mirmak Intel Corporation. IBIS Summit DesignCon East 2004 April 5, 2004. Issues with C_comp and Differential Multi-stage IBIS Models Michael Mirmak Intel Corporation IBIS Summit DesignCon East 2004 April 5, 2004 Page 1 Agenda Background Typical serial/diff. interface buffer

More information

IBIS-AMI Correlation and BIRD Update

IBIS-AMI Correlation and BIRD Update IBIS-AMI Correlation and BIRD Update SiSoft IBIS-ATM Working Group 4/1/08 Signal Integrity Software, Inc. Overview DesignCon IBIS Summit presentation demonstrated interoperability and performance SiSoft

More information

IBIS in the Frequency Domain. Michael Mirmak Intel Corporation DAC IBIS Summit 2006 July 25, 2006

IBIS in the Frequency Domain. Michael Mirmak Intel Corporation DAC IBIS Summit 2006 July 25, 2006 IBIS in the Frequency Domain Michael Mirmak Intel Corporation DAC IBIS Summit 2006 July 25, 2006 Agenda Frequency Domain and Related Aspects Area 1: Maximum Switching Frequency Area 2: C_comp Stability

More information

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Asian IBIS Summit 2017 Taipei, ROC November 15, 2017 9 Combinations of TX and RX Model Types AMI file has: GetWave_Exists

More information

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Comparison of Time Domain and Statistical IBIS-AMI Analyses Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Asian IBIS Summit 2017 Shanghai, PRC November 13, 2017 9 Combinations of TX and RX Model Types AMI file has: GetWave_Exists

More information

Pre/de-emphasis buffer modeling with IBIS

Pre/de-emphasis buffer modeling with IBIS Pre/de-emphasis buffer modeling with IBIS IBIS Summit at DATE05 München, Germany March 11, 2005 Arpad Muranyi Signal Integrity Engineering Intel Corporation arpad.muranyi@intel.com Kuen Yew Lam Signal

More information

Efficient End-to-end Simulations

Efficient End-to-end Simulations Efficient End-to-end Simulations of 25G Optical Links Sanjeev Gupta, Avago Technologies Fangyi Rao, Agilent Technologies Jing-tao Liu, Agilent Technologies Amolak Badesha, Avago Technologies DesignCon

More information

IBIS 5.0 AMI Basic Principles. Basis for existing models and existing flows

IBIS 5.0 AMI Basic Principles. Basis for existing models and existing flows IBIS 5.0 AMI Basic Principles Basis for existing models and existing flows Walter Katz IBIS AMI October 20, 2009 Signal Integrity Software, Inc. High Speed SerDes Challenges and Simplifications Simplifications

More information

An Initial Case Study for BIRD95: Enhancing IBIS for SSO Power Integrity Simulation

An Initial Case Study for BIRD95: Enhancing IBIS for SSO Power Integrity Simulation An Initial Case Study for BIRD95: Enhancing IBIS for SSO Power Integrity Simulation Also presented at the January 31, 2005 IBIS Summit SIGRITY, INC. Sam Chitwood Raymond Y. Chen Jiayuan Fang March 2005

More information

Adding On-Chip Capacitance in IBIS Format for SSO Simulation

Adding On-Chip Capacitance in IBIS Format for SSO Simulation Adding On-Chip Capacitance in IBIS Format for SSO Simulation Raymond Y. Chen SIGRITY, Inc. Jan. 2004 DesignCon 2004 - IBIS Summit Presentation Agenda 1. Is IBIS good for SSO simulation 2. SSO simulation

More information

Case Study of Scheduled Single-Ended Driver Featuring [Test Data]

Case Study of Scheduled Single-Ended Driver Featuring [Test Data] Case Study of Scheduled Single-Ended Driver Featuring [Test Data] Michael Mirmak with Priya Vartak and Ted Ballou Intel Corporation Chair, EIA IBIS Open Forum michael.mirmak@intel.com IBIS Summit at DAC

More information

INTRODUCTION TO IBIS-AMI. Todd Westerhoff, SiSoft Mike LaBonte, SiSoft Walter Katz, SiSoft

INTRODUCTION TO IBIS-AMI. Todd Westerhoff, SiSoft Mike LaBonte, SiSoft Walter Katz, SiSoft INTRODUCTION TO IBIS-AMI Todd Westerhoff, SiSoft Mike LaBonte, SiSoft Walter Katz, SiSoft SPEAKERS Image Image Mike LaBonte Senior IBIS-AMI Specialist, SiSoft mlabonte@sisoft.com www.sisoft.com An EDA

More information

Gate modulation and BIRD97/98

Gate modulation and BIRD97/98 Gate modulation and BIRD97/98 IBIS Open Forum Summit July 25, 2006 Arpad Muranyi Signal Integrity Engineering Intel Corporation arpad.muranyi@intel.com page 1 Background It all started with BIRD95 Power

More information

IBIS Simulation for High-Speed Memory Interface Board Suggestions : How to use IBIS model correctly

IBIS Simulation for High-Speed Memory Interface Board Suggestions : How to use IBIS model correctly IBIS Simulation for High-Speed Memory Interface Board Suggestions : How to use IBIS model correctly Masaki Kirinaka, Akiko Tsukada FUJITSU INTERCONNECT TECHNOLOGIES LIMITED Asian IBIS Summit Tokyo, JAPAN

More information

True Differential IBIS model for SerDes Analog Buffer

True Differential IBIS model for SerDes Analog Buffer True Differential IBIS model for SerDes Analog Buffer Shivani Sharma, Tushar Malik, Taranjit Kukal IBIS Asia Summit Shanghai, China Nov. 14, 2014 Agenda Overview of Differential IBIS Description of test-case

More information

IBIS-AMI Modeling Recommendations European IBIS Summit 2010

IBIS-AMI Modeling Recommendations European IBIS Summit 2010 IBIS-AMI Modeling Recommendations European IBIS Summit 2010 May 12, 2010 Hildesheim, Germany Kumar Keshavan Ken Willis Presented by Srdjan Djordjevic Agenda When is AMI required? IBIS-AMI key concepts

More information

Extending IBIS-AMI to Support Back-Channel Communications DesignCon IBIS Summit February 3, 2011 Santa Clara, CA

Extending IBIS-AMI to Support Back-Channel Communications DesignCon IBIS Summit February 3, 2011 Santa Clara, CA Extending IBIS-AMI to Support Back-Channel Communications DesignCon IBIS Summit February 3, 2011 Santa Clara, CA Kumar Keshavan - Sigrity Marcus Van Ierssel Snowbush IP (Gennum) Ken Willis - Sigrity Agenda

More information

Multi-Gigabit Serial Link Simulation with Xilinx 7 Series FPGA GTX Transceiver IBIS-AMI Models

Multi-Gigabit Serial Link Simulation with Xilinx 7 Series FPGA GTX Transceiver IBIS-AMI Models White Paper: 7 Series FPGAs WP424 (v1.) September 28, 212 Multi-Gigabit Serial Link Simulation with Xilinx 7 Series FPGA GTX Transceiver IBIS-AMI Models By: Harry Fu, Romi Mayder, and Ian Zhuang The 7

More information

IBIS OPEN FORUM I/O BUFFER MODELING COOKBOOK Version 4.0 Revision 0.95 Prepared By: The IBIS Open Forum

IBIS OPEN FORUM I/O BUFFER MODELING COOKBOOK Version 4.0 Revision 0.95 Prepared By: The IBIS Open Forum IBIS OPEN FORUM I/O BUFFER MODELING COOKBOOK Version 4.0 Revision 0.95 Prepared By: The IBIS Open Forum Deleted: 9AM1 Senior Editor: Michael Mirmak Intel Corp. Contributors: John Angulo, Mentor Graphics

More information

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix 1 Agenda Synergy between simulation and lab based measurements IBIS-AMI overview Simulation and measurement correlation

More information

IBIS OPEN FORUM I/O BUFFER MODELING COOKBOOK Version 4.0 Revision 0.8 Prepared By: The IBIS Open Forum

IBIS OPEN FORUM I/O BUFFER MODELING COOKBOOK Version 4.0 Revision 0.8 Prepared By: The IBIS Open Forum Senior Editor: Michael Mirmak Intel Corp. IBIS OPEN FORUM I/O BUFFER MODELING COOKBOOK Version 4.0 Revision 0.8 Prepared By: The IBIS Open Forum Contributors: John Angulo, Mentor Graphics Corp. Ian Dodd,

More information

EDI CON USA Addressing DDR5 design challenges with IBIS-AMI modeling techniques. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft

EDI CON USA Addressing DDR5 design challenges with IBIS-AMI modeling techniques. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft EDI CON USA 2017 Addressing DDR5 design challenges with IBIS-AMI modeling techniques Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft This page intentionally blank to support double-sided

More information

Modeling on-die terminations in IBIS

Modeling on-die terminations in IBIS Modeling on-die terminations in IBIS (without double counting) IBIS Summit at DAC 2003 Marriott Hotel, Anaheim, CA June 5, 2003 IBIS Summit at DesignConEast 2003 Royal Plaza Hotel Marlborough, MA June

More information

Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide for SiSoft Quantum Channel Designer Notice of Disclaimer The information disclosed to you hereunder (the Materials

More information

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide for SiSoft Quantum Channel Designer Notice of Disclaimer The information disclosed to you hereunder (the Materials

More information

Evaluation of Package Properties for RF BJTs

Evaluation of Package Properties for RF BJTs Application Note Evaluation of Package Properties for RF BJTs Overview EDA simulation software streamlines the development of digital and analog circuits from definition of concept and estimation of required

More information

Demonstration of SerDes Modeling using the Algorithmic Model Interface (AMI) Standard

Demonstration of SerDes Modeling using the Algorithmic Model Interface (AMI) Standard DesignCon 2008 Demonstration of SerDes Modeling using the Algorithmic Model Interface (AMI) Standard Michael Steinberger, Signal Integrity Software, Inc. msteinb@sisoft.com, 715-720-4112 Todd Westerhoff,

More information

IBIS OPEN FORUM I/O BUFFER MODELING COOKBOOK Version 4.0 Revision 0.95 Prepared By: The IBIS Open Forum

IBIS OPEN FORUM I/O BUFFER MODELING COOKBOOK Version 4.0 Revision 0.95 Prepared By: The IBIS Open Forum Senior Editor: Michael Mirmak Intel Corp. IBIS OPEN FORUM I/O BUFFER MODELING COOKBOOK Version 4.0 Revision 0.95 Prepared By: The IBIS Open Forum Contributors: John Angulo, Mentor Graphics Corp. Ian Dodd,

More information

Using X-Parameters* to Generate IBIS Models

Using X-Parameters* to Generate IBIS Models Using X-Parameters* to Generate IBIS Models Tom Comberiate and José Schutt-Ainé University of Illinois at Urbana-Champaign tcomber2@illinois.edu IBIS Summit at DesignCon January 31, 2013 Santa Clara, CA

More information

Authors: Feng Shi, Anders Ekholm, Zilwan Mahmod & David Zhang.

Authors: Feng Shi, Anders Ekholm, Zilwan Mahmod & David Zhang. A practical DOE Application in statistical SI analysis using IBIS & How can we make IBIS work beyond Best Case/Worst Case? Asian IBIS Summit November 9, 2015 Shanghai, China Authors: Feng Shi, Anders Ekholm,

More information

Building IBIS-AMI Models from Datasheet Specifications

Building IBIS-AMI Models from Datasheet Specifications DesignCon 2016 Building IBIS-AMI Models from Datasheet Specifications Eugene Lim, Intel Corporation Donald Telian, SiGuys Abstract Some high-speed SerDes devices do not come with IBIS-AMI models. For situations

More information

CharFlo-Cell! Cell! Next-Generation Solution for Characterizing and Modeling Standard Cell and I/O Library

CharFlo-Cell! Cell! Next-Generation Solution for Characterizing and Modeling Standard Cell and I/O Library CharFlo-Cell! Cell! TM Next-Generation Solution for Characterizing and Modeling Standard Cell and I/O Library Agenda Introduction The Flow of CharFlo-Cell! The Applications and Features BiSection Methods

More information

Vishram S. Pandit, Intel Corporation (916) ]

Vishram S. Pandit, Intel Corporation (916) ] DesignCon 2008 Simulation and Characterization of GHz On-Chip Power Delivery Network (PDN) Vishram S. Pandit, Intel Corporation [vishram.s.pandit@intel.com, (916)356-2059] Woong Hwan Ryu, Intel Corporation

More information

DesignCon Applying IBIS-AMI techniques to DDR5 analysis. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft

DesignCon Applying IBIS-AMI techniques to DDR5 analysis. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft DesignCon 2018 Applying IBIS-AMI techniques to DDR5 analysis Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft This page intentionally blank to support double-sided printing. Yes, we know it

More information

Case Study: Spice Macromodeling for PCI Express using IBIS 4.2

Case Study: Spice Macromodeling for PCI Express using IBIS 4.2 INVENTIVE Case Study: Spice Macromodeling for PCI Express using IBIS 4.2 Lance Wang Email: lwang@cadence.com IBIS Asian Summit Oct. 27 th, 2006, Shanghai, China Outline PCI Express Serial Link Macromodeling

More information

March 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 4

March 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 4 Proceedings Archive March 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 4 2016 BiTS Workshop Image: Stiop / Dollarphotoclub Proceedings Archive Presentation / Copyright Notice The

More information

IBIS Data for CML,PECL and LVDS Interface Circuits

IBIS Data for CML,PECL and LVDS Interface Circuits Application Note: HFAN-06.2 Rev.1; 04/08 IBIS Data for CML,PECL and LVDS Interface Circuits AVAILABLE IBIS Data for CML,PECL and LVDS Interface Circuits 1 Introduction The integrated circuits found in

More information

Getting the Most from IBIS-AMI: Tips & Secrets from the Experts

Getting the Most from IBIS-AMI: Tips & Secrets from the Experts Getting the Most from IBIS-AMI: Tips & Secrets from the Experts Panel Discussion: Tuesday January 31, 2017, 4:45-6pm Moderator: Donald Telian, SiGuys Welcome to the 2017 AMI Panel Discussion Getting the

More information

IBIS Present and Future

IBIS Present and Future IBIS Present and Future Bob Ross (Past Chair, EIA IBIS Open Forum) 7th IEEE Workshop on Signal Propagation on Interconnects Hotel Garden, Siena, Italy May 11-14, 2003 Page 1 IBIS and Outline IBIS Input/Output

More information

EMC Simulation Signal Integrity Simulation in Automotive Design

EMC Simulation Signal Integrity Simulation in Automotive Design Bitte decken Sie die schraffierte Fläche mit einem Bild ab. Please cover the shaded area with a picture. (24,4 x 11,0 cm) EMC Simulation Signal Integrity Simulation in Automotive Design Stefanie Schatt

More information

Effect of Power Noise on Multi-Gigabit Serial Links

Effect of Power Noise on Multi-Gigabit Serial Links Effect of Power Noise on Multi-Gigabit Serial Links Ken Willis (kwillis@sigrity.com) Kumar Keshavan (ckumar@sigrity.com) Jack Lin (jackwclin@sigrity.com) Tariq Abou-Jeyab (tariqa@sigrity.com) Sigrity Inc.,

More information

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft AGENDA A SerDes Balancing Act Introduction Co-Optimization

More information

I/O Buffer Accuracy Report. Manufacturer

I/O Buffer Accuracy Report. Manufacturer I/O Buffer Accuracy Report Part Number Package Manufacturer 7ALVCH68DF 8-pin TVSOP IDT Revision. September, Revision History. April, Greg Edlund, IBM. August, Greg Edlund, IBM Built a new batch of test

More information

Touchstone v2.0 SI/PI S- Parameter Models for Simultaneous Switching Noise (SSN) Analysis of DDR4 Memory Interface Applications.

Touchstone v2.0 SI/PI S- Parameter Models for Simultaneous Switching Noise (SSN) Analysis of DDR4 Memory Interface Applications. DesignCon 2014 Touchstone v2.0 SI/PI S- Parameter Models for Simultaneous Switching Noise (SSN) Analysis of DDR4 Memory Interface Applications. Romi Mayder, Xilinx, Inc. romi.mayder@xilinx.com Raymond

More information

Asian IBIS Summit, Tokyo, Japan

Asian IBIS Summit, Tokyo, Japan Asian IBIS Summit, Tokyo, Japan Satoshi Nakamizo / 中溝哲士 12 Nov. 2018 Keysight Technologies Japan K.K. T h e d a t a e y e i s c l o s i n g 1600 3200 6400 Memory channel BW limited Rj improving slowly

More information

Appendix C. LW400-09A Digital Output Option

Appendix C. LW400-09A Digital Output Option LW400-09A Digital Output Option Introduction The LW400-09A Digital Output option provides 8-bit TTL and ECL, digital outputs corresponding to the current value of the channel 1 analog output. The latched

More information

Relationship Between Signal Integrity and EMC

Relationship Between Signal Integrity and EMC Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?

More information

Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design

Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design DesignCon 2009 Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design Hsing-Chou Hsu, VIA Technologies jimmyhsu@via.com.tw Jack Lin, Sigrity Inc.

More information

Chip Package - PC Board Co-Design: Applying a Chip Power Model in System Power Integrity Analysis

Chip Package - PC Board Co-Design: Applying a Chip Power Model in System Power Integrity Analysis Chip Package - PC Board Co-Design: Applying a Chip Power Model in System Power Integrity Analysis Authors: Rick Brooks, Cisco, ricbrook@cisco.com Jane Lim, Cisco, honglim@cisco.com Udupi Harisharan, Cisco,

More information

1Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature A 0 -A 16 I/O 0 -I/O 7

1Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature A 0 -A 16 I/O 0 -I/O 7 1Mb Ultra-Low Power Asynchronous CMOS SRAM 128K 8 bit N01L83W2A Overview The N01L83W2A is an integrated memory device containing a 1 Mbit Static Random Access Memory organized as 131,072 words by 8 bits.

More information

Source: Nanju Na Jean Audet David R Stauffer IBM Systems and Technology Group

Source: Nanju Na Jean Audet David R Stauffer IBM Systems and Technology Group Title: Package Model Proposal Source: Nanju Na (nananju@us.ibm.com) Jean Audet (jaudet@ca.ibm.com), David R Stauffer (dstauffe@us.ibm.com) Date: Dec 27 IBM Systems and Technology Group Abstract: New package

More information

Interconnect Delay Compensation in Timing Analysis for. Designs Containing Multiple Voltage Domains

Interconnect Delay Compensation in Timing Analysis for. Designs Containing Multiple Voltage Domains Interconnect Delay Compensation in Timing Analysis for Designs Containing Multiple oltage Domains Incentia Design Systems, Inc. 1. Introduction A timing signal may flow from one voltage domain to another

More information

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Measurement and Model Results prepared by Gert Hohenwarter 12/14/2015 1 Table of Contents TABLE OF CONTENTS...2 OBJECTIVE...

More information

Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems

Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems Presented by Chad Smutzer Mayo Clinic Special Purpose Processor Development

More information

MM74C911 4-Digit Expandable Segment Display Controller

MM74C911 4-Digit Expandable Segment Display Controller 4-Digit Expandable Segment Display Controller General Description The display controller is an interface element with memory that drives a 4-digit, 8-segment LED display. The allows individual control

More information

New SI Techniques for Large System Performance Tuning

New SI Techniques for Large System Performance Tuning DesignCon 2016 New SI Techniques for Large System Performance Tuning Donald Telian, SiGuys telian@siguys.com Michael Steinberger, SiSoft msteinb@sisoft.com Barry Katz, SiSoft bkatz@sisoft.com Abstract

More information

4Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature A 0 -A 17 I/O 0 -I/O 15 V CC V SS

4Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature A 0 -A 17 I/O 0 -I/O 15 V CC V SS 4Mb Ultra-Low Power Asynchronous CMOS SRAM 256K 16 bit N04L63W2A Overview The N04L63W2A is an integrated memory device containing a 4 Mbit Static Random Access Memory organized as 262,144 words by 16 bits.

More information

Validation & Analysis of Complex Serial Bus Link Models

Validation & Analysis of Complex Serial Bus Link Models Validation & Analysis of Complex Serial Bus Link Models Version 1.0 John Pickerd, Tektronix, Inc John.J.Pickerd@Tek.com 503-627-5122 Kan Tan, Tektronix, Inc Kan.Tan@Tektronix.com 503-627-2049 Abstract

More information

How To Make IBIS Models

How To Make IBIS Models How To Make IBIS Models Copyright Intusoft 1993, 1995 All Rights Reserved Source: Intusoft P.O. Box 710 San Pedro, Ca. 90733-0710 Phone: (310) 833-0710 FAX: (310) 833-9658 e-mail - 74774,2023@compuserve.com

More information

REFERENCE DESIGN 4669 INCLUDES:

REFERENCE DESIGN 4669 INCLUDES: Maxim > Design Support > Technical Documents > Reference Designs > Display Drivers > APP 4669 Maxim > Design Support > Technical Documents > Reference Designs > LED Lighting > APP 4669 Maxim > Design Support

More information

TIE Plus. The step towards interconnect simulation technology

TIE Plus. The step towards interconnect simulation technology Bitte decken Sie die schraffierte Fläche mit einem Bild ab. Please cover the shaded area with a picture. (24,4 x 11,0 cm) TIE Plus. The step towards interconnect simulation technology Catalin Negrea, Ph.

More information

DS91D180/DS91C180 Multipoint LVDS (M-LVDS) Line Driver/Receiver

DS91D180/DS91C180 Multipoint LVDS (M-LVDS) Line Driver/Receiver Multipoint LVDS (M-LVDS) Line Driver/Receiver General Description The DS91D180 and DS91C180 are high-speed differential M- LVDS single drivers/receivers designed for multipoint applications with multiple

More information

System Co-design and optimization for high performance and low power SoC s

System Co-design and optimization for high performance and low power SoC s System Co-design and optimization for high performance and low power SoC s Siva S Kothamasu, Texas Instruments Inc, Dallas Snehamay Sinha, Texas Instruments Inc, Dallas Amit Brahme, Texas Instruments India

More information

Serial Data Transmission

Serial Data Transmission Serial Data Transmission Dr. José Ernesto Rayas Sánchez 1 Outline Baseband serial transmission Line Codes Bandwidth of serial data streams Block codes Serialization Intersymbol Interference (ISI) Jitter

More information

Automotive PCB SI and PI analysis

Automotive PCB SI and PI analysis Automotive PCB SI and PI analysis SI PI Analysis Signal Integrity S-Parameter Timing analysis Eye diagram Power Integrity Loop / Partial inductance DC IR-Drop AC PDN Impedance Power Aware SI Signal Integrity

More information

Characterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University

Characterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University DesignCon 2008 Characterization Methodology for High Density Microwave Fixtures Dr. Brock J. LaMeres, Montana State University lameres@ece.montana.edu Brent Holcombe, Probing Technology, Inc brent.holcombe@probingtechnology.com

More information

Reliable World Class Insights Your Silicon Valley Partner in Simulation ANSYS Sales, Consulting, Training & Support

Reliable World Class Insights Your Silicon Valley Partner in Simulation ANSYS Sales, Consulting, Training & Support www.ozeninc.com info@ozeninc.com (408) 732 4665 1210 E Arques Ave St 207 Sunnyvale, CA 94085 Reliable World Class Insights Your Silicon Valley Partner in Simulation ANSYS Sales, Consulting, Training &

More information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC

More information

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug JEDEX 2003 Memory Futures (Track 2) High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out

More information

PCS2I2309NZ. 3.3 V 1:9 Clock Buffer

PCS2I2309NZ. 3.3 V 1:9 Clock Buffer . V 1:9 Clock Buffer Functional Description PCS2I209NZ is a low cost high speed buffer designed to accept one clock input and distribute up to nine clocks in mobile PC systems and desktop PC systems. The

More information

A SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR

A SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR A SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR Janusz A. Starzyk and Ying-Wei Jan Electrical Engineering and Computer Science, Ohio University, Athens Ohio, 45701 A designated contact person Prof.

More information

Logic Analyzer Probing Techniques for High-Speed Digital Systems

Logic Analyzer Probing Techniques for High-Speed Digital Systems DesignCon 2003 High-Performance System Design Conference Logic Analyzer Probing Techniques for High-Speed Digital Systems Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out

More information

MICROWIND2 DSCH2 8. Converters /11/00

MICROWIND2 DSCH2 8. Converters /11/00 8-9 05/11/00 Fig. 8-7. Effect of sampling The effect of sample and hold is illustrated in figure 8-7. When sampling, the transmission gate is turned on so that the sampled data DataOut reaches the value

More information

74ABT2244 Octal buffer/line driver with 30Ω series termination resistors (3-State)

74ABT2244 Octal buffer/line driver with 30Ω series termination resistors (3-State) INTEGRATED CIRCUITS Supersedes data of 1996 Oct 23 IC23 Data Handbook 1998 Jan 16 FEATURES Octal bus interface 3-State buffers Live insertion/extraction permitted Outputs include series resistance of 30Ω,

More information

Interactive Tone Generator with Capacitive Touch. Corey Cleveland and Eric Ponce. Project Proposal

Interactive Tone Generator with Capacitive Touch. Corey Cleveland and Eric Ponce. Project Proposal Interactive Tone Generator with Capacitive Touch Corey Cleveland and Eric Ponce Project Proposal Overview Capacitance is defined as the ability for an object to store charge. All objects have this ability,

More information

Wideband On-die Power Supply Decoupling in High Performance DRAM

Wideband On-die Power Supply Decoupling in High Performance DRAM Wideband On-die Power Supply Decoupling in High Performance DRAM Timothy M. Hollis, Senior Member of the Technical Staff Abstract: An on-die decoupling scheme, enabled by memory array cell technology,

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

ICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration.

ICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration. Integrated Circuit Systems, Inc. ICS250C 3.3V Phase-Lock Loop Clock Driver General Description The ICS250C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology

More information

SSTV V 13-bit to 26-bit SSTL_2 registered buffer for stacked DDR DIMM

SSTV V 13-bit to 26-bit SSTL_2 registered buffer for stacked DDR DIMM INTEGRATED CIRCUITS 2000 Dec 01 File under Integrated Circuits ICL03 2002 Feb 19 FEATURES Stub-series terminated logic for 2.5 V (SSTL_2) Optimized for stacked DDR (Double Data Rate) SDRAM applications

More information

SSO Noise, Eye Margin, and Jitter Characterization for I/O Power Integrity

SSO Noise, Eye Margin, and Jitter Characterization for I/O Power Integrity DESIGNCON 2009 SSO Noise, Eye Margin, and Jitter Characterization for I/O Power Integrity Vishram S. Pandit, Intel Corporation [vishram.s.pandit@intel.com, (916)356-2059] Ashish N. Pardiwala, Intel Corporation

More information

P3P85R01A. 3.3V, 75 MHz to 200 MHz LVCMOS TIMING SAFE Peak EMI Reduction Device

P3P85R01A. 3.3V, 75 MHz to 200 MHz LVCMOS TIMING SAFE Peak EMI Reduction Device 3.3V, 75 MHz to 200 MHz LVCMOS TIMING SAFE Peak EMI Reduction Device Functional Description P3P85R0A is a versatile, 3.3 V, LVCMOS, wide frequency range, TIMING SAFE Peak EMI reduction device. TIMING SAFE

More information

Opamp stability using non-invasive methods

Opamp stability using non-invasive methods Opamp stability using non-invasive methods Opamps are frequently use in instrumentation systems as unity gain analog buffers, voltage reference buffers and ADC input buffers as well as low gain preamplifiers.

More information

Features. Description. Pin Configuration. Block Diagram. Truth Table (1) PI3CH480. TSSOP/QSOP Top View. UQFN3x3-16 Top View

Features. Description. Pin Configuration. Block Diagram. Truth Table (1) PI3CH480. TSSOP/QSOP Top View. UQFN3x3-16 Top View 4-Channel 2:1 Mux/DeMux, Enable Low 1.8V / 2.5V / 3.3V, High-Bandwidth, Hot Plug Features Near-Zero propagation delay 5-ohm switches connect inputs to outputs High signal passing bandwidth (500 MHz) Beyond

More information

PCKV MHz differential 1:10 clock driver

PCKV MHz differential 1:10 clock driver INTEGRATED CIRCUITS Supersedes data of 2001 Mar 16 File under Intergrated Circuits ICL03 2001 Jun 12 FEATURES ESD classification testing is done to JEDEC Standard JESD22. Protection exceeds 2000 V to HBM

More information

A Bottom-Up Approach to on-chip Signal Integrity

A Bottom-Up Approach to on-chip Signal Integrity A Bottom-Up Approach to on-chip Signal Integrity Andrea Acquaviva, and Alessandro Bogliolo Information Science and Technology Institute (STI) University of Urbino 6029 Urbino, Italy acquaviva@sti.uniurb.it

More information

FSTD Bit Bus Switch with Level Shifting

FSTD Bit Bus Switch with Level Shifting FSTD16861 20-Bit Bus Switch with Level Shifting General Description The Fairchild Switch FSTD16861 provides 20-bits of highspeed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows

More information

European IBIS Summit Baveno, Italy May 10, 2017

European IBIS Summit Baveno, Italy May 10, 2017 European IBIS Summit Baveno, Italy May 10, 2017 Gianni Signorini (1), Claudio Siviero (2), Igor Simone Stievano (2), Stefano Grivet-Talocia (2) (1) Intel Corporation, Munich Germany (2) Politecnico di

More information

MM5452 MM5453 Liquid Crystal Display Drivers

MM5452 MM5453 Liquid Crystal Display Drivers MM5452 MM5453 Liquid Crystal Display Drivers General Description The MM5452 is a monolithic integrated circuit utilizing CMOS metal gate low threshold enhancement mode devices It is available in a 40-pin

More information

Verification of Digitally Calibrated Analog Systems with Verilog-AMS Behavioral Models

Verification of Digitally Calibrated Analog Systems with Verilog-AMS Behavioral Models Verification of Digitally Calibrated Analog Systems with Verilog-AMS Behavioral Models BMAS Conference, San Jose, CA Robert O. Peruzzi, Ph. D. September, 2006 Agenda Introduction Human Error: Finding and

More information

FSAT66 Low Voltage Single SPST Normally Open Analog Switch with TTL Compatible Control Input

FSAT66 Low Voltage Single SPST Normally Open Analog Switch with TTL Compatible Control Input April 2003 Revised July 2004 FSAT66 Low Voltage Single SPST Normally Open Analog Switch with TTL Compatible Control Input General Description The FSAT66 is a high speed single pole/single throw normally

More information

A product Line of Diodes Incorporated. Description EN S 1 IA 3 IA 2 IA 1 GND. Note: 1. N.C. = No internal connection.

A product Line of Diodes Incorporated. Description EN S 1 IA 3 IA 2 IA 1 GND. Note: 1. N.C. = No internal connection. Low Voltage, High Bandwidth, USB 2.0, 4:1 Mux/DeMux with Single Enable Features ÎÎNear-Zero propagation delay ÎÎ5Ω switches connect inputs to outputs ÎÎHigh signal passing bandwidth (-3dB BW is 815MHz)

More information

2Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature

2Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature 2Mb Ultra-Low Power Asynchronous CMOS SRAM 128K 16bit N02L63W3A Overview The N02L63W3A is an integrated memory device containing a 2 Mbit Static Random Access Memory organized as 131,072 words by 16 bits.

More information

5V 128K X 8 HIGH SPEED CMOS SRAM

5V 128K X 8 HIGH SPEED CMOS SRAM 5V 128K X 8 HIGH SPEED CMOS SRAM Revision History AS7C1024B Revision Details Date Rev 1.0 Preliminary datasheet prior to 2004 Rev 1.1 Die Revision A to B March 2004 Rev 2.0 PCN issued yield issues with

More information

Hello, and welcome to the Texas Instruments Precision overview of AC specifications for Precision DACs. In this presentation we will briefly cover

Hello, and welcome to the Texas Instruments Precision overview of AC specifications for Precision DACs. In this presentation we will briefly cover Hello, and welcome to the Texas Instruments Precision overview of AC specifications for Precision DACs. In this presentation we will briefly cover the three most important AC specifications of DACs: settling

More information

High Speed Characterization Report

High Speed Characterization Report QTH-030-01-L-D-A Mates with QSH-030-01-L-D-A Description: High Speed Ground Plane Header Board-to-Board, 0.5mm (.0197 ) Pitch, 5mm (.1969 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents

More information