Source: Nanju Na Jean Audet David R Stauffer IBM Systems and Technology Group
|
|
- Phyllis Cameron
- 6 years ago
- Views:
Transcription
1 Title: Package Model Proposal Source: Nanju Na Jean Audet David R Stauffer (dstauffe@us.ibm.com) Date: Dec 27 IBM Systems and Technology Group Abstract: New package models are proposed to represent package responses of real world industry packages available for high speed applications today and to reflect realistic package behavior Package Model Proposal Dec 27
2 Agenda High speed packaging and modeling challenges Package behaviors in measured S-parameters Package behavior in existing IEEE package models 3D EM modeling of package structures New models proposed
3 High speed packaging and modeling challenges Greater impact of high frequency package behavior on signal integrity of Multi- Gbps and up Various discontinuity components exist in package signal path and impact package behavior at high frequencies Using real world package model with high frequency well characterized is critical to reasonable channel analysis and realization 3D package modeling vital to capturing accurate high frequency behavior Manufacturing process and environmental factors to high frequency performance Process variation; impedance tolerance Surface roughness higher loss at high frequencies Material loss higher loss factor at high frequencies Temperature/humidity effect on high frequency loss Design factors for performance as cost-performance tradeoff Design development for high frequency performance improvement Signal behavior is affected by wiring scheme associated with wiring density Impedance control along discontinuity paths
4 Packaging for ASIC high speed applications Cost-performance as primary factor for package selection in average ASIC networking market space Increasing bandwidth demand: link density to noise isolation Package size-layer count versus loss-coupling Organic laminates are prevailingly popular with its cost-performance effectiveness matured technology Various with layer build-up construction technologies; thin core/thick core/coreless limited layer count but high wiring density per layer enabled by low dielectric constant with manufacturing technology advancement Relatively lossy material Ceramic matured technology Excellent reliability and low loss material Poor cost-performance competitiveness Shrinking application space Other packaging developments for general ASIC networking applications Process/material NOT developed or matured to make performance leap in any visible future
5 Package high frequency behavior characterized in measured S-parameters and TDR waveforms -Measurements on actual product packages of a high speed link application -Compared with existing IEEE package models for real package responses
6 Insertion loss measured on 35mm packages [db] [db] Design factor to performance Organic laminate Ceramic [db] Glass Ceramic [GHz] [GHz] [GHz] Differential insertion loss displayed Various design nets measured in each package Transmission varies with trace length, routing via configuration and reflection of the structure (next slide)
7 Return loss measured on 35mm packages [db] [db] Organic laminate Ceramic [GHz] [GHz] [db] Glass Ceramic [GHz] Differential return loss displayed Reflection pattern differs with routing paths/configurations in each package
8 Package discontinuities in measured TDR waveforms [Ω] [Ω] Probing on board pads Probing on board pads C4 pads open C4 pads open Package-board interface (BGA) BGA [Ω] Probing on C4 pads [Ω] Probing on C4 pads Board pads open Board pads open
9 Existing IEEE package models Lossless transmission line?? *product packages are lossy.
10 Non-representative package behavior of IEEE models [db] [db] Too small loss or Unrealistically large reflection bounces Ind-like pkg Differential insertion loss Ind-like pkg Cap-like pkg Cap-like pkg [GHz] Too high reflection in both Modeled using lossless transmission lines (??) while physical packages are lossy. Extremely exotic behavior of inductorlike package model which is not plausible in real packages. Too high return loss in both models Differential TDR waveform of Caplike model, probed from PWB pins Non-real package behavior -4-5 Differential return loss 6 4 Silicon side pins terminated with 5Ωs [GHz] [ps]
11 3D electromagnetic modeling can capture high frequency behavior of package physical structures with multiple discontinuities
12 Typical signal path in organic flip-chip BGA packages consists of multiple discontinuities C4 Buildup via Jogging trace Buildup via Jogging trace Trace (controlled impedance) Manufacturing variation PTH via Buildup via capacitive Solder ball capacitive Buildup vias, jogs Each transition introduces large or small discontinuity and adds reflection and loss PTH vias Solder ball pair Trace differential pair BGA C4
13 3D EM modeling captures high frequency behavior of physical structures OTX_B64T_OUT1
14 Package loss increases with size: 23/35/42/55mm Up to 55mm by JEDEC standard for BGA package Longer interconnect assumed for larger package size Return loss from BGA Trace impedance -5 1Ω Insertion loss 23mm mm 42mm 55mm Trace impedance Ω
15 Performance varies with design and physical layer construction Differential return loss Thick core* PTH via routing under die Thin core Trace impedance 1Ω -4-5 Differential insertion loss 55mm package Trace impedance 115Ω
16 Performance varies with routing scheme/design strategy There is design trade-off in wiring density-performance High performance design option is preferable for high speed data transmission. (1) Small PTH via pitch under die (2) Small PTH via pitch above BGA Chip pads Chip pads Solder balls Solder balls Differential insertion loss (3) PTH vias aligned with BGA [db] (2) Chip pads (1) (3) Solder balls Ref: Nanju Na et. al., Discontinuity impacts and design considerations of high speed differential signals in FC-PBGA packages with high wiring density, IEEE 14th Topical Meeting on Electrical Performance of Electronic Packaging, pp , Austin, Texas, Oct , 25.
17 Impedance tolerance 15% is achievable Design target impedance of differential pairs is 1Ω. 4 2!15% impedance variation after manufacturing is manageable with current packaging technology 85Ω to 115Ω at 3σ distribution Line Shape Line width +/- X μm Line thickness +/- Y μm Dielectric thickness +/- Z μm 3σ statistics Impedance distribution in measured TDR waveforms Ref: Jean Audet et. al, Manufacturing Impedance Tolerance Control for High Speed Data Link Applications, IEEE 56th Electronic Components and Technology Conference, pp , 26.
18 Package coupling cannot be ignored in moderate to high density packages and needs to be considered in channel analysis
19 Package coupling as part of package behavior Wiring density-isolation is an ASIC cost-performance factor PTH via/ BGA coupling factor to BGA assignments -package size Trace coupling involved in moderate to high package wiring density, moderately manageable Ref: Nanju Na, et. al., Design Optimization for Isolation in High Wiring Density Packages with High Speed SerDes Links, IEEE 56th Electronic Components and Technology Conference, pp , San Diego, Cal. May 3-June 2, 26.
20 Measured near-end crosstalk in high density packages Probed on chip pads of two neighboring pairs with solder balls open -2-2 db(s(1,1)) db(s(1,2)) Near-end pair to pair differential coupling Coupling controlled in design db(s(1,1)) db(s(1,2)) High coupling seen in a high density Ceramic db(s(1,1)) db(s(1,2)) -4-6 db(s(1,1)) db(s(1,2))
21 Package model proposal -Organic flip-chip package modeled as a representative package cost-performance effective and readily available with matured technology most popular in SerDes application space performance comparable among different organic package types design routing option for better transmission -Size: 23mm/55mm (as max. specified by JEDEC) -Impedance tolerance!15% for packaging industry reality -Coupling consideration for reasonable ASIC wiring density
22 Package model #1: Pkg55mm_T33mm115ohm_highBGAcoupling.s8p 55mm package: JEDEC standard maximum 33mm trace (considered longest) with 15% impedance tolerance consideration High BGA coupling HFSS model: PTH vias/bga balls HFSS model: 33mm, Zd=115Ω, Pair coupling -35dB HFSS model: extracted C4 escape
23 Differential pair behavior of the proposed model #1 [db] [db] -1 Insertion loss -1 Return loss [db] Far-end crosstalk -5 [db] Near-end crosstalk
24 Package model #2: Pkg55mm_T33mm115ohm_lowBGAcoupling.s8p 55mm package: JEDEC standard maximum 33mm trace (considered longest) with 15% impedance tolerance consideration Low BGA coupling HFSS model: PTH vias/bga balls HFSS model: 33mm, Zd=115Ω, Pair coupling -35dB HFSS model: extracted C4 escape
25 Package model #3: Pkg35mm_T21mm115ohm_highBGAcoupling.s8p 35mm package 21mm trace (considered longest) with 15% impedance tolerance consideration High BGA coupling HFSS model: PTH vias/bga balls HFSS model: 21mm, Zd=115Ω, Pair coupling -35dB HFSS model: extracted C4 escape
26 Package model #4: Pkg35mm_T21mm115ohm_lowBGAcoupling.s8p 35mm package: JEDEC standard maximum 21mm trace (considered longest) with 15% impedance tolerance consideration Low BGA coupling HFSS model: PTH vias/bga balls HFSS model: 21mm, Zd=115Ω, Pair coupling -35dB HFSS model: extracted C4 escape
27 Back-up
28 Probing for package net measurements
29 OIF Forum: Technical and MA&E Committees Meeting, Nov 6-8, 27 Major design-performance components in organic laminates Trace Electrically long significant impact if not controlled well Impedance control with manufacturing tolerance Design for impedance vs coupling in die escaping region PTH vias Relatively large discontinuity path along vertical signal transition through high dielectric core Impedance effect of via hole/land/pitch Coupling effect with various pair patterns C4 bumps Core BGA Very low impedance and high coupling path due to large geometric volume of the structure interacting with surrounding power/ground I/O assignment pattern for isolation Solder balls
30 Simulation to measurement correlation [GHz] [GHz] Red: simulation Blue: measurement, includes 3mm board microstrip Top left: return loss from C4 pads Top right: return loss from BGAs Bottom: insertion loss [GHz]
Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014
Considerations in High-Speed High Performance Die-Package-Board Co-Design Jenny Jiang Altera Packaging Department October 2014 Why Co-Design? Complex Multi-Layer BGA Package Horizontal and vertical design
More informationHigh-Speed Differential Interconnection Design for Flip-Chip BGA Packages
High-Speed Differential Interconnection Design for Flip-Chip BGA Packages W.L. Yuan, H.P. Kuah, C.K. Wang, Anthony Y.S. Sun W.H. Zhu, H.B. Tan, and A.D. Muhamad Packaging Analysis and Design Center United
More informationOptimization of Wafer Level Test Hardware using Signal Integrity Simulation
June 7-10, 2009 San Diego, CA Optimization of Wafer Level Test Hardware using Signal Integrity Simulation Jason Mroczkowski Ryan Satrom Agenda Industry Drivers Wafer Scale Test Interface Simulation Simulation
More informationFlip-Chip for MM-Wave and Broadband Packaging
1 Flip-Chip for MM-Wave and Broadband Packaging Wolfgang Heinrich Ferdinand-Braun-Institut für Höchstfrequenztechnik (FBH) Berlin / Germany with contributions by F. J. Schmückle Motivation Growing markets
More informationThe Design Challenge to Integrate High Performance Organic Packaging into High End ASIC Strategic Space Based Applications.
The Design Challenge to Integrate High Performance Organic Packaging into High End ASIC Strategic Space Based Applications May 8, 2007 Abstract: The challenge to integrate high-end, build-up organic packaging
More informationSignal Integrity Modeling and Simulation for IC/Package Co-Design
Signal Integrity Modeling and Simulation for IC/Package Co-Design Ching-Chao Huang Optimal Corp. October 24, 2004 Why IC and package co-design? The same IC in different packages may not work Package is
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More information3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications
3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications Darryl Kostka, CST of America Taigon Song and Sung Kyu Lim, Georgia Institute of Technology Outline Introduction TSV Array
More informationModeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications
Modeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications Brett Sawyer, Bruce C. Chou, Saumya Gandhi, Jack Mateosky, Venky Sundaram, and Rao Tummala 3D
More informationOvercoming Obstacles to Closing Timing for DDR and Beyond. John Ellis Sr. Staff R&D Engineer Synopsys, Inc.
Overcoming Obstacles to Closing Timing for DDR3-1600 and Beyond John Ellis Sr. Staff R&D Engineer Synopsys, Inc. Agenda Timing budgets 1600 2133Mbps? Static vs. Dynamic Uncertainty Sources Benefits of
More informationEOTPR Customer Case Studies. EUFANET Workshop: Findings OPEN?
EOTPR Customer Case Studies EUFANET Workshop: Findings OPEN? OUTLINE o EOTPR introduction basic scheme o EOTPR OPEN customer case studies o Open on BGA trace (evaluation) o Open on embedded BGA trace o
More informationCompensation for Simultaneous Switching Noise in VLSI Packaging Brock J. LaMeres University of Colorado September 15, 2005
Compensation for Simultaneous Switching Noise in VLSI Packaging Brock J. LaMeres University of Colorado 1 Problem Statement Package Interconnect Limits VLSI System Performance The three main components
More informationChapter 2. Literature Review
Chapter 2 Literature Review 2.1 Development of Electronic Packaging Electronic Packaging is to assemble an integrated circuit device with specific function and to connect with other electronic devices.
More informationHow Long is Too Long? A Via Stub Electrical Performance Study
How Long is Too Long? A Via Stub Electrical Performance Study Michael Rowlands, Endicott Interconnect Michael.rowlands@eitny.com, 607.755.5143 Jianzhuang Huang, Endicott Interconnect 1 Abstract As signal
More informationA Simplified QFN Package Characterization Technique
Slide -1 A Simplified QFN Package Characterization Technique Dr. Eric Bogatin and Trevor Mitchell Bogatin Enterprises Dick Otte, President, Promex 8/1/10 Slide -2 Goal of this Project Develop a simple
More informationAn Initial Investigation of a Serial 100 Gbps PAM4 VSR Electrical Channel
An Initial Investigation of a Serial 100 Gbps PAM4 VSR Electrical Channel Nathan Tracy TE Connectivity May 24, 2017 1 DATA & DEVICES Agenda Transmission over copper Channel description Existing 25G channel
More informationManufacture and Performance of a Z-interconnect HDI Circuit Card Abstract Introduction
Manufacture and Performance of a Z-interconnect HDI Circuit Card Michael Rowlands, Rabindra Das, John Lauffer, Voya Markovich EI (Endicott Interconnect Technologies) 1093 Clark Street, Endicott, NY 13760
More informationPCB Routing Guidelines for Signal Integrity and Power Integrity
PCB Routing Guidelines for Signal Integrity and Power Integrity Presentation by Chris Heard Orange County chapter meeting November 18, 2015 1 Agenda Insertion Loss 101 PCB Design Guidelines For SI Simulation
More informationCase Study Package Design & SI/PI analysis
Caliber Interconnect Solutions Design for perfection Case Study Package Design & SI/PI analysis Caliber Interconnect Solutions (Pvt) Ltd No 6,1 st Street Gandhi Nagar, Kavundampalayam, Coimbatore-30. Tamil
More information3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions
3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions Contents 1.0 Purpose....................................... 1 2.0 Development Kits..................................
More informationDemystifying Vias in High-Speed PCB Design
Demystifying Vias in High-Speed PCB Design Keysight HSD Seminar Mastering SI & PI Design db(s21) E H What is Via? Vertical Interconnect Access (VIA) An electrical connection between layers to pass a signal
More informationSilicon Interposers enable high performance capacitors
Interposers between ICs and package substrates that contain thin film capacitors have been used previously in order to improve circuit performance. However, with the interconnect inductance due to wire
More informationCROSSTALK DUE TO PERIODIC PLANE CUTOUTS. Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems
CROSSTALK DUE TO PERIODIC PLANE CUTOUTS Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems 1 Outline 1 Introduction 2 Crosstalk Theory 3 Measurement 4 Simulation correlation 5 Parameterized
More informationFPGA World Conference Stockholm 08 September John Steinar Johnsen -Josse- Senior Technical Advisor
FPGA World Conference Stockholm 08 September 2015 John Steinar Johnsen -Josse- Senior Technical Advisor Agenda FPGA World Conference Stockholm 08 September 2015 - IPC 4101C Materials - Routing out from
More informationT est POST OFFICE BOX 1927 CUPERTINO, CA TEL E P H ONE (408) FAX (408) ARIES ELECTRONICS
G iga T est L abs POST OFFICE BOX 1927 CUPERTINO, CA 95015 TEL E P H ONE (408) 524-2700 FAX (408) 524-2777 ARIES ELECTRONICS BGA SOCKET (0.80MM TEST CENTER PROBE CONTACT) Final Report Electrical Characterization
More informationPDS Impact for DDR Low Cost Design
PDS Impact for DDR3-1600 Low Cost Design Jack W.C. Lin Sr. AE Manager jackl@cadence.com Aug. g 13 2013 Cadence, OrCAD, Allegro, Sigrity and the Cadence logo are trademarks of Cadence Design Systems, Inc.
More informationEnabling Parallel Testing at Sort for High Power Products
Enabling Parallel Testing at Sort for High Power Products Abdel Abdelrahman Tim Swettlen 2200 Mission College Blvd. M/S SC2-07 Santa Clara, CA 94536 Abdel.Abdelrahman@intel.com Tim.Swettlen@intel.com Agenda
More informationPractical Design Considerations for Dense, High-Speed, Differential Stripline PCB Routing Related to Bends, Meanders and Jog-outs
Practical Design Considerations for Dense, High-Speed, Differential Stripline PCB Routing Related to Bends, Meanders and Jog-outs AUTHORS Michael J. Degerstrom, Mayo Clinic degerstrom.michael@mayo.edu
More informationAN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Design Guideline
AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Subscribe Latest document on the web: PDF HTML Contents Contents Intel Stratix 10 Devices, High Speed Signal Interface Layout... 3 Intel
More informationChallenges and More Challenges SW Test Workshop June 9, 2004
Innovating Test Technologies Challenges and More Challenges SW Test Workshop June 9, 2004 Cascade Microtech Pyramid Probe Division Ken Smith Dean Gahagan Challenges and More Challenges Probe card requirements
More informationTuesday 3/11/14 1:30pm
Tuesday 3/11/14 1:30pm SOCKETS WITH INTEGRITY High frequency signal and power integrity with sockets are essential to successful package testing. The opening presenter shares first-hand experience pairing
More informationDesign Considerations for Highly Integrated 3D SiP for Mobile Applications
Design Considerations for Highly Integrated 3D SiP for Mobile Applications FDIP, CA October 26, 2008 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr Contents I. Market and future direction
More informationFan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller
Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller Corporate Vice President, WW RnD & Technology Strategy 1 In the Beginning ewlb 2 Fan Out Packaging Emerges Introduction of Fan Out (ewlb) Marketed
More informationLTCC Chip Delay Lines
The -type Delay Line is an LTCC (Low-Temperature, Co-fired Ceramic) chip Delay Line. By removing one (1) line from the CDKD-type differential Delay Line, we have been able to accommodate a very compact
More informationRelationship Between Signal Integrity and EMC
Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?
More informationSystem Co-Design and Co-Analysis Approach to Implementing the XDR Memory System of the Cell Broadband Engine Processor
System Co-Design and Co-Analysis Approach to Implementing the XDR Memory System of the Cell Broadband Engine Processor Realizing 3.2 Gbps Data Rate per Memory Lane in Low Cost, High Volume Production Wai-Yeung
More informationAdvanced Transmission Lines. Transmission Line 1
Advanced Transmission Lines Transmission Line 1 Transmission Line 2 1. Transmission Line Theory :series resistance per unit length in. :series inductance per unit length in. :shunt conductance per unit
More informationSchematic-Level Transmission Line Models for the Pyramid Probe
Schematic-Level Transmission Line Models for the Pyramid Probe Abstract Cascade Microtech s Pyramid Probe enables customers to perform production-grade, on-die, full-speed test of RF circuits for Known-Good
More informationDesign, Modeling and Characterization of Embedded Capacitor Networks for Mid-frequency Decoupling in Semiconductor Systems
Design, Modeling and Characterization of Embedded Capacitor Networks for Mid-frequency Decoupling in Semiconductor Systems Prathap Muthana, Madhavan Swaminathan, Rao Tummala, P.Markondeya Raj, Ege Engin,Lixi
More informationAmetek Electronic Packaging s S-Bend Ceramic Feedthrough Design for Enhanced RF Performance. IMAPS NEW ENGLAND 2015 Boxborough, MA
MICROELECTRONIC PACKAGES HEADERS & TERMINALS CERAMIC SOLUTIONS Ametek Electronic Packaging s S-Bend Ceramic Feedthrough Design for Enhanced RF Performance IMAPS NEW ENGLAND 2015 Boxborough, MA Ken McGillivray
More informationHigh Speed Characterization Report
QTH-030-01-L-D-A Mates with QSH-030-01-L-D-A Description: High Speed Ground Plane Header Board-to-Board, 0.5mm (.0197 ) Pitch, 5mm (.1969 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents
More information!"#$"%&' ()#*+,-+.&/0(
!"#$"%&' ()#*+,-+.&/0( Multi Chip Modules (MCM) or Multi chip packaging Industry s first MCM from IBM. Generally MCMs are horizontal or two-dimensional modules. Defined as a single unit containing two
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationHigh Speed Characterization Report
SSW-1XX-22-X-D-VS Mates with TSM-1XX-1-X-DV-X Description: Surface Mount Terminal Strip,.1 [2.54mm] Pitch, 13.59mm (.535 ) Stack Height Samtec, Inc. 25 All Rights Reserved Table of Contents Connector Overview...
More informationSIGNAL INTEGRITY ANALYSIS AND MODELING
1.00mm Pitch BGA Socket Adapter System SIGNAL INTEGRITY ANALYSIS AND MODELING Rev. 2 www.advanced.com Signal Integrity Data Reporting At Advanced Interconnections Corporation, our Signal Integrity reporting
More informationPI2PCIE2422. PCI Express Gen II Compliant, 8-Differential Channel Switch with 8:4 Mux/DeMux Option. Features. Description. Truth Table.
Features 8 Differential Channel SPST switch with Mux/DeMux option PCI Express Gen II performance Low Bit-to-Bit Skew: 10ps (between +/- signals) Low Crosstalk: -15dB @ 3.0 GHz Low Off Isolation: -26db
More information100 Gb/s: The High Speed Connectivity Race is On
100 Gb/s: The High Speed Connectivity Race is On Cathy Liu SerDes Architect, LSI Corporation Harold Gomard SerDes Product Manager, LSI Corporation October 6, 2010 Agenda 100 Gb/s Ethernet evolution SoC
More informationLicense to Speed: Extreme Bandwidth Packaging
License to Speed: Extreme Bandwidth Packaging Sean S. Cahill VP, Technology BridgeWave Communications Santa Clara, California, USA BridgeWave Communications Specializing in 60-90 GHz Providing a wireless
More informationPractical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems
Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems Presented by Chad Smutzer Mayo Clinic Special Purpose Processor Development
More informationPI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products
PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products Introduction The differential trace impedance of HDMI is specified at 100Ω±15% in Test ID 8-8 in HDMI Compliance Test Specification Rev.1.2a and
More informationMeasurement of Laddering Wave in Lossy Serpentine Delay Line
International Journal of Applied Science and Engineering 2006.4, 3: 291-295 Measurement of Laddering Wave in Lossy Serpentine Delay Line Fang-Lin Chao * Department of industrial Design, Chaoyang University
More informationElectrical Characteristics Analysis and Comparison between Through Silicon Via(TSV) and Through Glass Via(TGV)
Electrical Characteristics Analysis and Comparison between Through Silicon Via(TSV) and Through Glass Via(TGV) Jihye Kim, Insu Hwang, Youngwoo Kim, Heegon Kim and Joungho Kim Department of Electrical Engineering
More informationSignal Integrity Modeling and Measurement of TSV in 3D IC
Signal Integrity Modeling and Measurement of TSV in 3D IC Joungho Kim KAIST joungho@ee.kaist.ac.kr 1 Contents 1) Introduction 2) 2.5D/3D Architectures with TSV and Interposer 3) Signal integrity, Channel
More informationAries Kapton CSP socket Cycling test
Aries Kapton CSP socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 10/21/04 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 5 Setup...
More informationApproach for Probe Card PCB
San Diego, CA High Density and High Speed Approach for Probe Card PCB Takashi Sugiyama Hitachi Chemical Co. Ltd. Overview Technical trend for wafer level testing Requirement for high density and high speed
More informationPI2PCIE V, PCI Express Gen2 Compliant, 4-Differential Channel, 2:1 Mux/DeMux Switch
Features 4 Differential Channel, 2:1 Mux/DeMux PCI Express, Gen 2 Performance, 5.0Gbps Low Bit-to-Bit Skew, 7ps max (between '+' and '-' bits) Low Crosstalk: -23dB@3 GHz Low Off Isolation: -23dB@3 GHz
More informationA COMPACT PACKAGE WITH INTEGRATED PATCH ANTENNA FOR SINGLE-CHIP 60-GHZ RADIOS
Progress In Electromagnetics Research C, Vol. 20, 227 238, 2011 A COMPACT PACKAGE WITH INTEGRATED PATCH ANTENNA FOR SINGLE-CHIP 60-GHZ RADIOS L. L. Wai, K. M. Chua, and A. C. W. Lu Singapore Institute
More informationAries Kapton CSP socket
Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationPI3VDP Lane DisplayPort Rev 1.2 Compliant Switch. Features. Description. Application. Block Diagram
Features ÎÎ4-lane, 1:2 mux/demux that will support RBR, HBR1, or HBR2 ÎÎ1-channel 1:2 mux/demux for DP_HPD signal ÎÎ1-differential channel 1:2 mux/demux for DP_Aux signal with support up to 720Mbps ÎÎ-1.6dB
More informationAries QFP microstrip socket
Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4
More informationNan Ya Plastics Corp.
Nan Ya Plastics Corp. The Signal Integrity Study with Fiber Weave Effect Speaker: Peter Liang Electro Material Div. Copper Clad Laminate Unit Nanya CCL 1 Outline: -Demand of High Data Rate For Transmission
More informationDesign Guide for High-Speed Controlled Impedance Circuit Boards
IPC-2141A ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Design Guide for High-Speed Controlled Impedance Circuit Boards Developed by the IPC Controlled Impedance Task Group (D-21c) of the High Speed/High
More informationQUADSPLITTER AND IN-LINE QUADSPLITTER
QUADSPLITTER AND IN-LINE QUADSPLITTER technical characteristics specifications temperature rating: -55 c to + 5 c corrosion: MIL-STD-0 Method 0, Test Condition B shock: MIL-STD-0 Method, Test Condition
More informationSystem Co-design and optimization for high performance and low power SoC s
System Co-design and optimization for high performance and low power SoC s Siva S Kothamasu, Texas Instruments Inc, Dallas Snehamay Sinha, Texas Instruments Inc, Dallas Amit Brahme, Texas Instruments India
More informationHow to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model
How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model HSD Strategic Intent Provide the industry s premier HSD EDA software. Integration of premier
More informationA Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs
A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net
More informationON-CHIP TECHNOLOGY INDEPENDENT 3-D MOD- ELS FOR MILLIMETER-WAVE TRANSMISSION LINES WITH BEND AND GAP DISCONTINUITY
Progress In Electromagnetics Research B, Vol. 22, 171 185, 2010 ON-CHIP TECHNOLOGY INDEPENDENT 3-D MOD- ELS FOR MILLIMETER-WAVE TRANSMISSION LINES WITH BEND AND GAP DISCONTINUITY G. A. Wang, W. Woods,
More information25Gb/s Ethernet Channel Design in Context:
25Gb/s Ethernet Channel Design in Context: Channel Operating Margin (COM) Brandon Gore April 22 nd 2016 Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM?
More informationStrategies for High Density and High Speed Packaging. Ride the Wave Workshop
Strategies for High Density and High Speed Packaging Ride the Wave Workshop Topics! Trends in Packaging! Common Design Challenges! Design through Software! Supply Plane Analysis with SIwave! Non-ideal
More informationHybrid Modeled Measured Characterization of a 320 Gbit/s Backplane System
DesignCon 2015 Hybrid Modeled Measured Characterization of a 320 Gbit/s Backplane System Josiah Bartlett, Tektronix Josiah.Bartlett@Tektronix.com Sarah Boen Vo, Tektronix Sarah.Boen@Tektronix.com Ed Ford,
More informationEngineering the Power Delivery Network
C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path
More informationFrequency-Domain Characterization of Power Distribution Networks
Frequency-Domain Characterization of Power Distribution Networks Istvan Novak Jason R. Miller ARTECH H O U S E BOSTON LONDON artechhouse.com Preface Acknowledgments xi xv CHAPTER 1 Introduction 1 1.1 Evolution
More informationMicrowave Characterization and Modeling of Multilayered Cofired Ceramic Waveguides
Microwave Characterization and Modeling of Multilayered Cofired Ceramic Waveguides Microwave Characterization and Modeling of Multilayered Cofired Ceramic Waveguides Daniel Stevens and John Gipprich Northrop
More informationSi-Interposer Collaboration in IC/PKG/SI. Eric Chen
Si-Interposer Collaboration in IC/PKG/SI Eric Chen 4/Jul/2014 Design Overview U-bump Logic IC Mem IC C4 bump Logic IC Silicon/Organic substrate Interposer Mem IC CAP Package substrate Solder Ball VRM BGA
More informationMarch 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 4
Proceedings Archive March 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 4 2016 BiTS Workshop Image: Stiop / Dollarphotoclub Proceedings Archive Presentation / Copyright Notice The
More informationMeasurement Results for a High Throughput MCM
Measurement Results for a High Throughput MCM Funding: Paul Franzon Toby Schaffer, Alan Glaser, Steve Lipa North Carolina State University paulf@ncsu.edu www.ece.ncsu.edu/erl Outline > Heterogeneous System
More information/14/$ IEEE 470
Analysis of Power Distribution Network in Glass, Silicon Interposer and PCB Youngwoo Kim, Kiyeong Kim Jonghyun Cho, and Joungho Kim Department of Electrical Engineering, KAIST Daejeon, South Korea youngwoo@kaist.ac.kr
More informationA Novel Interconnection Technique Using Zero-Degree Phase Shifting Microstrip TL for RF QFN Package at S-Band
Progress In Electromagnetics Research Letters, Vol. 67, 125 130, 2017 A Novel Interconnection Technique Using Zero-Degree Phase Shifting Microstrip TL for RF QFN Package at S-Band Mohssin Aoutoul 1, *,
More informationIntroduction to EMI/EMC Challenges and Their Solution
Introduction to EMI/EMC Challenges and Their Solution Dr. Hany Fahmy HSD Application Expert Agilent Technologies Davy Pissort, K.U. Leuven Charles Jackson, Nvidia Charlie Shu, Nvidia Chen Wang, Nvidia
More informationLow-Cost PCB Design 1
Low-Cost PCB Design 1 PCB design parameters Defining PCB design parameters begins with understanding: End product features, uses, environment, and lifetime goals PCB performance, manufacturing, and yield
More informationA Simulation Study of Simultaneous Switching Noise
A Simulation Study of Simultaneous Switching Noise Chi-Te Chen 1, Jin Zhao 2, Qinglun Chen 1 1 Intel Corporation Network Communication Group, LOC4/19, 9750 Goethe Road, Sacramento, CA 95827 Tel: 916-854-1178,
More informationAries Center probe CSP socket Cycling test
Aries Center probe CSP socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 10/27/04 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 5 Setup...
More informationHigh Speed Characterization Report
ERCD_020_XX_TTR_TED_1_D Mated with: ERF8-020-05.0-S-DV-L Description: 0.8mm Edge Rate High Speed Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview... 1
More informationDesign and Analysis of Novel Compact Inductor Resonator Filter
Design and Analysis of Novel Compact Inductor Resonator Filter Gye-An Lee 1, Mohamed Megahed 2, and Franco De Flaviis 1. 1 Department of Electrical and Computer Engineering University of California, Irvine
More informationReality Check: Challenges of mixed-signal VLSI design for high-speed optical communications
Reality Check: Challenges of mixed-signal VLSI design for high-speed optical communications Mixed-signal VLSI for 100G and beyond 100G optical transport system Why single-chip CMOS? So what is so difficult?
More informationElectrical Characterization of a 64 Ball Grid Array Package
EMC Europe - Hamburg, 8 th September 008 Summary Electrical Characterization of a 64 Ball Grid Array A. Boyer (), E. Sicard (), M. Fer (), L. Courau () () LATTIS - INSA of Toulouse - France () ST-Microelectronics
More informationGuide to CMP-28/32 Simbeor Kit
Guide to CMP-28/32 Simbeor Kit CMP-28 Rev. 4, Sept. 2014 Simbeor 2013.03, Aug. 10, 2014 Simbeor : Easy-to-Use, Efficient and Cost-Effective Electromagnetic Software Introduction Design of PCB and packaging
More informationProduction Test of Process Control Monitors (PCMs) with Pyramid Probe Cards
Production Test of Process Control Monitors (PCMs) with Pyramid Probe Cards Ken Smith, Cascade Microtech Bill Knauer, Keithley Instruments Dr. Jerry Broz, Jason Aronoff, Texas Instruments Goal of Presentation
More informationAnalysis signal transitions characteristics of BGA-via multi-chip module Baolin Zhou1,a, Dejian Zhou1,b
5th International Conference on Computer Sciences and Automation Engineering (ICCSAE 2015) Analysis signal transitions characteristics of BGA-via multi-chip module Baolin Zhou1,a, Dejian Zhou1,b 1 Electromechanical
More informationinsert link to the published version of your paper
Citation Niels Van Thienen, Wouter Steyaert, Yang Zhang, Patrick Reynaert, (215), On-chip and In-package Antennas for mm-wave CMOS Circuits Proceedings of the 9th European Conference on Antennas and Propagation
More informationImpact of etch factor on characteristic impedance, crosstalk and board density
IMAPS 2012 - San Diego, California, USA, 45th International Symposium on Microelectronics Impact of etch factor on characteristic impedance, crosstalk and board density Abdelghani Renbi, Arash Risseh,
More informationLow Thermal Resistance Flip-Chip Bonding of 850nm 2-D VCSEL Arrays Capable of 10 Gbit/s/ch Operation
Low Thermal Resistance Flip-Chip Bonding of 85nm -D VCSEL Arrays Capable of 1 Gbit/s/ch Operation Hendrik Roscher In 3, our well established technology of flip-chip mounted -D 85 nm backside-emitting VCSEL
More informationExtraction of Broadband Error Boxes for Microprobes and Recessed Probe Launches for Measurement of Printed Circuit Board Structures
Extraction of Broadband Error Boxes for Microprobes and Recessed Probe Launches for Measurement of Printed Circuit Board Structures, Renato Rimolo-Donadio, Christian Schuster Institut für TU Hamburg-Harburg,
More informationMLPF-WB55-01E GHz low pass filter matched to STM32WB55Cx/Rx. Datasheet. Features. Applications. Description
Datasheet 2.4 GHz low pass filter matched to STM32WB55Cx/Rx Features Top view (pads down) Integrated impedance matching to STM32WB55Cx and STM32WB55Rx LGA footprint compatible 50 Ω nominal impedance on
More informationPI3PCIE V, PCI Express Lane, (4-Channel), Differential Mux/Demux with Bypass. Features. Description. Truth Table
3.3V, PCI Express 3.0 2-Lane, (4-Channel), Differential Mux/Demux with Bypass Features ÎÎ8 Differential Channel SPST switch with Mux/DeMux option ÎÎPCIe 3.0 performance ÎÎBi-directional operation ÎÎLow
More informationThe Design & Test of Broadband Launches up to 50 GHz on Thin & Thick Substrates
The Performance Leader in Microwave Connectors The Design & Test of Broadband Launches up to 50 GHz on Thin & Thick Substrates Thin Substrate: 8 mil Rogers R04003 Substrate Thick Substrate: 30 mil Rogers
More informationSynthesis of Optimal On-Chip Baluns
Synthesis of Optimal On-Chip Baluns Sharad Kapur, David E. Long and Robert C. Frye Integrand Software, Inc. Berkeley Heights, New Jersey Yu-Chia Chen, Ming-Hsiang Cho, Huai-Wen Chang, Jun-Hong Ou and Bigchoug
More informationLessons learned: How to Make Predictable PCB Interconnects for Data Rates of 50 Gbps and Beyond
DesignCon 2014 Lessons learned: How to Make Predictable PCB Interconnects for Data Rates of 50 Gbps and Beyond Wendem Beyene, Rambus Inc. wbeyene@rambus.com Yeon-Chang Hahm, Rambus Inc. Jihong Ren, Rambus
More informationFLYOVER QSFP APPLICATION DESIGN GUIDE
FLYOVER QSFP APPLICATION DESIGN GUIDE FLY CRITICAL DATA OVER THE BOARD Samtec s Flyover QSFP Systems provide improved signal integrity and architectural flexibility by flying critical high-speed signals
More informationDesignCon Effect of Power Plane Inductance on Power Delivery Networks. Shirin Farrahi, Cadence Design Systems
DesignCon 2019 Effect of Power Plane Inductance on Power Delivery Networks Shirin Farrahi, Cadence Design Systems shirinf@cadence.com, 978-262-6008 Ethan Koether, Oracle Corp ethan.koether@oracle.com Mehdi
More information