EECS 473 Advanced Embedded Systems. Lecture 9: Groups introduce their projects Power integrity issues
|
|
- Brice Watson
- 6 years ago
- Views:
Transcription
1 EECS 473 Advanced Embedded Systems Lecture 9: Groups introduce their projects Power integrity issues
2 Project groups Please give a 2-3 minute overview of your project. Today: ARM chairs The group formerly known as ARM chairs, Glove, Waiter, Sign detect, ERP. Everyone else on Tuesday After this we ll have ~90 second talks by half the groups each day. Keeping the same grouping Don t worry about these They aren t graded, they aren t formal, they are merely informative. Just Spend 5 minutes thinking about what you want to say (and who will say it). Write down 3-5 talking points you want to touch so you can be sure you hit what you wanted to hit. Feel free to chime in if your speaker leaves something important out you want to say. Do ask questions. Turns out a hummm why are you doing X instead of Y? or Have you looked at part Z? questions can really help (either your team or their team!). I ll often provide some guidance for a given week of reports. This time is give us an elevator pitch Next time will be What s your status on part ordering, board design, and programming
3 Final proposal due today Final proposal Today I should have signed group agreement now. I should have feedback by Monday night to all groups.
4 Where we are; where we are going Labs 1-3 done, lab 4 due this week PCB lab Much less conceptual it s about learning a tool Entering full-time project mode. Have midterm and 2 homework assignments before project due. Everything else is project (and lecture). HW1 posted by the end of the day. Due 10/18 (12 days from now) I expect it will take ~4 hours It s a nice prep for the midterm.» Also practice midterms are posted. You should be putting in ~15 hours/week into the project. The more you put in now, the less you have later. And some things (reorders, PCB redos) just take time can t cram. You really (really) want time to debug! Large part of project grade based upon fully working. More complex projects get a bit more slack, but Project due a week before classes end (design expo)
5 Power Integrity Power Distribution Network Talked a lot about keeping the power supply voltage constant. Should think of situation as follows: Input PDN Processor Output PDN If the processor drops 3.3V and uses 100mA, what is it s effective resistance? If the power supply is 3.3V, the processor uses 100mA and the total resistance of the PDN (Power distribution network) is.01ω, what voltage does the processor really see?
6 Consider an FPGA with the following characteristics Acceptable voltage range is from 2.65 to 2.75V Max current is 5A. What is the largest impedance we can see on the PDN and still have this work?
7 Power Integrity Impedance Given the previous table.. Decoupling Impedance vs Frequency Z(pup) Z(tant) Z(1uF) Z(0.1uF) Z(0.01uF) Z(pcb) ZT Z(LICA) E+03 1.E+04 1.E+05 1.E+06 1.E+07 1.E+08 1.E+09 Frequency
8 Impedance Power Integrity Removing the PCB Decoupling Impedance vs Frequency Z(pup) Z(tant) Z(1uF) Z(0.1uF) Z(0.01uF) Z(pcb) ZT Z(LICA) E+03 1.E+04 1.E+05 1.E+06 1.E+07 1.E+08 1.E+09 Frequency
9 artcatid=0&clmid=65&artid=85396&pg=3&_pf_=1 Power Integrity But wait VRM Voltage regulator module bulk bypass (tantalum) and decoupling capacitors (ceramic). These capacitors supply instantaneous current (at different frequencies) to the drivers until the VRM can respond. However sets of different capacitors cause problems!
10 Power Integrity Other power integrity issues Of course, one source of power integrity problems is coming from the processor Power supply just can t keep up with processor varying (what we just did) But there are other problems. And these are issues introduced by the PCB designer. Don t be that guy/gal.
11 Power Integrity Connecting ground poorly One big issue is that people think of ground as, well, ground. It isn t. Only one point is 0V. Everything else has a higher voltage. Wires aren t perfect. It s really easy to make this mistake. Classes like EECS 215 basically encourage it. Better to think of things as return path not ground. And yes, you can make the same mistake with power, but people do that a lot less often. Partly because we often have different Vcc levels on the board. But mostly because we just think of power and ground differently.
12 Power Integrity Consider the following Consider the figure on the right. Why is the top picture wrong? Let s consider the case of A being DC motor that runs at 120 Watts (12V 10A). B is processor drawing 100mA Wire from A to PSU return is 15cm long, 400mils wide. What is the voltage at the ground? 0.1A 3.3V 12V 10A 0.02Ω Top figure from The Circuit Designer s Companion. If you are going to do PCB design much, buy and read this book.
13 Power Integrity Review: Power integrity (1/2) Processors and other ICs have varying current demands Sometimes at frequencies much greater than the device itself runs at Why? So the power/ground inputs need to be able to deal with that. Basically we want those wires to be ideal and just supply how ever much or little current we need. If the current can t be supplied correctly, we ll get voltage droops. How much power noise can we accept? Depends on the part (read the spec). If it can run from 3.5V to 5.5V we just need to insure it stays in that range. So we need to make sure that given the current, we don t end up out of the voltage range. Basically need to insure that we don t drop too much voltage over the wires that are supplying the power!
14 Power Integrity Review: Power integrity (2/2) So we need the impedance of the wires to be low. Because the ICs operate at a wide variety of frequencies, we need to consider all of them. The wires themselves have a lot of inductance, so a lot of impedance at high frequencies. Need to counter this by adding capacitors. Problem is that the caps have parasitic inductance and resistance. So they don t help as well as you d like But more in parallel is good. Each cap will help with different frequency ranges. We also can get a small but lowparasitic cap out of the power/ground plane. Finally we should consider antiresonance*. * provides a very nice overview of the topic and how to address it.
15 Power Integrity Power Integrity (PI) summary Power integrity is about keeping the Vcc/ground difference constant and at the value you want. Covered two issues: Many devices that sink power do so in pulses Due to internal clocks and time-varying behavior Need caps to keep value constant But parasitic ESR/ESL cause problems So lots of them==good» Reduce ESR/ESL» Increase capacitance. Anti-resonance can cause problems! Need Spice or other tools to model.» Will do a bit of this next time Also, need to watch return paths Can easily bump up your ground level Cuts into your margin for the work above
16 Additional reading Very nice coverage of ESR and impedance in a non-idea capacitor. Touches on the fact that ESR varies by frequency! Very readable and short! Nice spice models of real capacitors. A much more academic treatment of ESR. Mildly amusing and useful (who doesn t like magic smoke?)
EECS 473 Advanced Embedded Systems. Lecture 9: Groups introduce their projects Power integrity issues
EECS 473 Advanced Embedded Systems Lecture 9: Groups introduce their projects Power integrity issues Final proposal due today Final proposal I should have signed group agreement now. I should have feedback
More informationEECS 473 Advanced Embedded Systems. Lecture 9: Groups introduce their projects Power integrity issues
EECS 473 Advanced Embedded Systems Lecture 9: Groups introduce their projects Power integrity issues Project groups Please give a 2-3 minute overview of your project. Half the groups will do this each
More informationIntro. to PDN Planning PCB Stackup Technology Series
Introduction to Power Distribution Network (PDN) Planning Bill Hargin In-Circuit Design b.hargin@icd.com.au 425-301-4425 Intro. to PDN Planning 1. Intro/Overview 2. Bypass/Decoupling Strategy 3. Plane
More informationEECS 473. Review etc.
EECS 473 Review etc. Nice job folks Projects went well. Was nervous until the last minute, but things came out well. Same thing in 470 btw. Still have a demo to do due to snow delay, but otherwise all
More informationEECS 473. Review etc.
EECS 473 Review etc. Nice job folks Projects went well. Last groups demoed on Sunday. Due date issues Assignment 2 and the Final Report are both due today. There was some communication issues with due
More informationEECS240 Spring Advanced Analog Integrated Circuits Lecture 1: Introduction. Elad Alon Dept. of EECS
EECS240 Spring 2009 Advanced Analog Integrated Circuits Lecture 1: Introduction Elad Alon Dept. of EECS Course Focus Focus is on analog design Typically: Specs circuit topology layout Will learn spec-driven
More informationPower Distribution Network Design for Stratix IV GX and Arria II GX FPGAs
Power Distribution Network Design for Stratix IV GX and Arria II GX FPGAs Transceiver Portfolio Workshops 2009 Question What is Your PDN Design Methodology? Easy Complex Historical Full SPICE simulation
More informationPower Plane and Decoupling Optimization. Isaac Waldron
Power Plane and Decoupling Optimization p Isaac Waldron Overview Frequency- and time-domain power distribution system specifications Decoupling design example Bare board Added d capacitors Buried Capacitance
More informationThe Inductance Loop Power Distribution in the Semiconductor Test Interface. Jason Mroczkowski Multitest
The Inductance Loop Power Distribution in the Semiconductor Test Interface Jason Mroczkowski Multitest j.mroczkowski@multitest.com Silicon Valley Test Conference 2010 1 Agenda Introduction to Power Delivery
More informationDecoupling capacitor placement
Decoupling capacitor placement Covered in this topic: Introduction Which locations need decoupling caps? IC decoupling Capacitor lumped model How to maximize the effectiveness of a decoupling cap Parallel
More informationEECS 192: Mechatronics Design Lab
EECS 192: Mechatronics Design Lab Discussion 2: Lab Equipment, Project Proposals written by: Richard Ducky Lin Spring 2015 25 & 26 Jan 2017 (Week 2) 1 Lab Equipment 2 Project Proposals 3 Car Critiques
More informationRelationship Between Signal Integrity and EMC
Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?
More informationEECS150 - Digital Design Lecture 2 - CMOS
EECS150 - Digital Design Lecture 2 - CMOS August 29, 2002 John Wawrzynek Fall 2002 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor
More informationDecoupling capacitor uses and selection
Decoupling capacitor uses and selection Proper Decoupling Poor Decoupling Introduction Covered in this topic: 3 different uses of decoupling capacitors Why we need decoupling capacitors Power supply rail
More informationEngineering the Power Delivery Network
C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path
More informationP R E F A C E The Focus of This Book xix
P REFACE The Focus of This Book Power integrity is a confusing topic in the electronics industry partly because it is not well-defined and can encompass a wide range of problems, each with their own set
More informationPractical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems
Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems Presented by Chad Smutzer Mayo Clinic Special Purpose Processor Development
More informationTeaching Staff. EECS240 Spring Course Focus. Administrative. Course Goal. Lecture Notes. Elad s office hours
EECS240 Spring 2012 Advanced Analog Integrated Circuits Lecture 1: Introduction Teaching Staff Elad s office hours 519 Cory Hall Tues. and Thurs. 11am-12pm (right after class) GSI: Pierluigi Nuzzo Weekly
More informationDesigning Information Devices and Systems I Fall 2018 Homework 10
Last Updated: 2018-10-27 04:00 1 EECS 16A Designing Information Devices and Systems I Fall 2018 Homework 10 You should plan to complete this homework by Thursday, November 1st. Everything in this homework
More informationSession 5 PCB Advancements And Opportunities
Minimizing Socket & Board Inductance using a Novel decoupling Interposer 2007 Burn-in and Test Socket Workshop Nick Langston James Zhou, Hongjun Yao It is better to uncover a little than to cover a lot.
More informationThe Busy Professor Easy Steps to Getting Your Academic Life Under Control
Twitter Hashtag: #aaptefw The Busy Professor Easy Steps to Getting Your Academic Life Under Control STEPS 1. Rule your e-mail 2. Make To-Do lists that really matter 3. Create a highly-structured syllabus
More informationPicotest s Power Integrity Workshop
Picotest s Power Integrity Workshop Course Overview In this workshop, taught by leading author ( Power Integrity -- Measuring, Optimizing and Troubleshooting Power Systems ) and Test Engineer of the Year
More informationEMI. Chris Herrick. Applications Engineer
Fundamentals of EMI Chris Herrick Ansoft Applications Engineer Three Basic Elements of EMC Conduction Coupling process EMI source Emission Space & Field Conductive Capacitive Inductive Radiative Low, Middle
More informationLecture 17. Low Power Circuits and Power Delivery
Lecture 17 Low Power Circuits and Power Delivery Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 2007 Ron Ho and Mark Horowitz w/ slides used from David Ayers 1 Power Delivery
More informationPI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...
PI3DPX1207B Layout Guideline Table of Contents 1 Layout Design Guideline... 2 1.1 Power and GROUND... 2 1.2 High-speed Signal Routing... 3 2 PI3DPX1207B EVB layout... 8 3 Related Reference... 8 Page 1
More informationCrosstalk Limitations in Phantom Signal Transmission
5 th IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS May 13-16, 2001, Venice (Cavallino), Italy Crosstalk Limitations in Phantom Signal Transmission Xavier Aragonès Electronic Engineering Dept. Univ.
More informationPDN design and analysis methodology in SI&PI codesign
PDN design and analysis methodology in SI&PI codesign www.huawei.com Asian IBIS Summit, November 9, 2010, Shenzhen China Luo Zipeng (luozipeng@huawei.com) Liu Shuyao (liushuyao@huawei.com) HUAWEI TECHNOLOGIES
More informationLoadSlammer User Guide LS50 and LS1000
LoadSlammer User Guide LS50 and LS1000 1 CONTENTS 2 Introduction... 2 2.1 Overview... 2 2.2 Hardware... 2 2.3 Specifications LS50... 3 2.4 Specifications LS1000... 4 3... 5 3.1 Physical Connection to DUT...
More informationDesigning Information Devices and Systems I Spring 2015 Homework 6
EECS 16A Designing Information Devices and Systems I Spring 2015 Homework 6 This homework is due March 19, 2015 at 5PM. Note that unless explicitly stated otherwise, you can assume that all op-amps in
More informationEnsuring Signal and Power Integrity for High-Speed Digital Systems
Ensuring Signal and Power Integrity for High-Speed Digital Systems An EMC Perspective Christian Schuster Institut für Theoretische Elektrotechnik Technische Universität Hamburg-Harburg (TUHH) Invited Presentation
More informationDevelopment and Validation of a Microcontroller Model for EMC
Development and Validation of a Microcontroller Model for EMC Shaohua Li (1), Hemant Bishnoi (1), Jason Whiles (2), Pius Ng (3), Haixiao Weng (2), David Pommerenke (1), and Daryl Beetner (1) (1) EMC lab,
More informationUnderstanding, measuring, and reducing output noise in DC/DC switching regulators
Understanding, measuring, and reducing output noise in DC/DC switching regulators Practical tips for output noise reduction Katelyn Wiggenhorn, Applications Engineer, Buck Switching Regulators Robert Blattner,
More informationSystem Co-design and optimization for high performance and low power SoC s
System Co-design and optimization for high performance and low power SoC s Siva S Kothamasu, Texas Instruments Inc, Dallas Snehamay Sinha, Texas Instruments Inc, Dallas Amit Brahme, Texas Instruments India
More informationEECS 247. Analog-Digital Interface Integrated Circuits Bernhard E. Boser Department of Electrical Engineering and Computer Sciences
EECS 247 -Digital Interface Integrated Circuits 2002 Bernhard E. Boser Department of Electrical Engineering and Computer Sciences EECS 247 Lecture 1: Overview 2002 B. Boser 1 Administrative Course web
More informationThe Facts about the Input Impedance of Power and Ground Planes
The Facts about the Input Impedance of Power and Ground Planes The following diagram shows the power and ground plane structure of which the input impedance is computed. Figure 1. Configuration of the
More informationApplication Note. Piezo Amplifier. Piezoelectric Amplifier Connection. accelinstruments.com
Piezo Amplifier Piezo amplifier is ideal for driving high-capacitance and high-frequency piezoelectric devices. Piezo actuators and transducers are usually capacitive. Due to their high-capacitance, their
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationPower Distribution Status and Challenges
Greetings from Georgia Institute of Institute Technology of Technology Power Distribution Status and Challenges Presented by Madhavan Swaminathan Packaging Research Center School of Electrical and Computer
More informationEE152 Green Electronics
EE152 Green Electronics Power Factor and Inverters 10/28/14 Prof. William Dally Computer Systems Laboratory Stanford University Lab 5 PV lab this week Course Logistics Solar day is on Thursday 10/30/14
More informationControlling Input Ripple and Noise in Buck Converters
Controlling Input Ripple and Noise in Buck Converters Using Basic Filtering Techniques, Designers Can Attenuate These Characteristics and Maximize Performance By Charles Coles, Advanced Analogic Technologies,
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationPower integrity is more than decoupling capacitors The Power Integrity Ecosystem. Keysight HSD Seminar Mastering SI & PI Design
Power integrity is more than decoupling capacitors The Power Integrity Ecosystem Keysight HSD Seminar Mastering SI & PI Design Signal Integrity Power Integrity SI and PI Eco-System Keysight Technologies
More informationChapter 1. Product Outline
Chapter 1 Product Outline Contents Page 1. Introduction... 1-2 2. Product line-up... 1-4 3. Definition of type name and marking spec... 1-5 4. Package outline dimensions... 1-6 5. Absolute maximum ratings...
More informationEECS 473 Advanced Embedded Systems
EECS 473 Advanced Embedded Systems Lecture 15: Power review & Switching power supplies (again) A number of slides taken from UT-Austin s EE462L power electronics class. http://users.ece.utexas.edu/~kwasinski/ee462ls14.html
More informationABSOLUTE MAXIMUM RATINGS (Note 1) POWER Input oltage 7 Thermal Resistance CONTROL Input oltage 13 TO-220 package ϕ JA = 50 C/W Operating Junction Temp
Advanced Monolithic Systems FEATURES Adjustable or Fixed Output 1.5, 2.5, 2.85, 3.0, 3.3, 3.5 and 5.0 Output Current of 5A Low Dropout, 500m at 5A Output Current Fast Transient Response Remote Sense 5A
More informationEdition Published by Infineon Technologies AG Munich, Germany 2010 Infineon Technologies AG All Rights Reserved.
XC800 Family AP08110 Application Note V1.0, 2010-06 Microcontrollers Edition 2010-06 Published by Infineon Technologies AG 81726 Munich, Germany 2010 Infineon Technologies AG All Rights Reserved. LEGAL
More informationEECS 473 Advanced Embedded Systems. Lecture 13 Start on Wireless
EECS 473 Advanced Embedded Systems Lecture 13 Start on Wireless Team status updates Losing track of who went last. Cyberspeaker VisibleLight Elevate Checkout SmartHaus Upcoming Last lecture this Thursday
More informationPDS Impact for DDR Low Cost Design
PDS Impact for DDR3-1600 Low Cost Design Jack W.C. Lin Sr. AE Manager jackl@cadence.com Aug. g 13 2013 Cadence, OrCAD, Allegro, Sigrity and the Cadence logo are trademarks of Cadence Design Systems, Inc.
More informationQuick guide to Power. V1.2.1 July 29 th 2013
Quick guide to Power Distribution ib ti Network Design V1.2.1 July 29 th 2013 High level High current, high transient Power Distribution Networks (PDN) need to be able to respond to changes and transients
More informationDesign Considerations for Highly Integrated 3D SiP for Mobile Applications
Design Considerations for Highly Integrated 3D SiP for Mobile Applications FDIP, CA October 26, 2008 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr Contents I. Market and future direction
More informationPCB Design Guidelines for GPS chipset designs. Section 1. Section 2. Section 3. Section 4. Section 5
PCB Design Guidelines for GPS chipset designs The main sections of this white paper are laid out follows: Section 1 Introduction Section 2 RF Design Issues Section 3 Sirf Receiver layout guidelines Section
More informationDebugging EMI Using a Digital Oscilloscope. Dave Rishavy Product Manager - Oscilloscopes
Debugging EMI Using a Digital Oscilloscope Dave Rishavy Product Manager - Oscilloscopes 06/2009 Nov 2010 Fundamentals Scope Seminar of DSOs Signal Fidelity 1 1 1 Debugging EMI Using a Digital Oscilloscope
More informationV I T A L S T E P S. Developing your story
5 V I T A L S T E P S TO Developing your story You can t activate your brand without a compelling and authentic story. But, first: What is that story? At this point, read our first two guides: Bring Your
More informationAdvanced Monolithic Systems
Advanced Monolithic Systems 5A ULTRA LOW DROPOUT VOLTAGE REGULATORS RoHS compliant FEATURES Adjustable or Fixed Output 1.5V, 2.5V, 2.85V, 3.0V, 3.3V, 3.5V and 5.0V Output Current of 5A Low Dropout, 350mV
More informationSyllabus for ENGR065-01: Circuit Theory
Syllabus for ENGR065-01: Circuit Theory Fall 2017 Instructor: Huifang Dou Designation: Catalog Description: Text Books and Other Required Materials: Course Objectives Student Learning Outcomes: Course
More informationDEI3182A ARINC 429 DIFFERENTIAL LINE DRIVER
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI3182A ARINC 429 DIFFERENTIAL LINE DRIVER FEATURES Adjustable
More informationECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics
ECE 484 VLSI Digital Circuits Fall 2016 Lecture 02: Design Metrics Dr. George L. Engel Adapted from slides provided by Mary Jane Irwin (PSU) [Adapted from Rabaey s Digital Integrated Circuits, 2002, J.
More informationHV739 ±100V 3.0A Ultrasound Pulser Demo Board
HV79 ±00V.0A Ultrasound Pulser Demo Board HV79DB Introduction The HV79 is a monolithic single channel, high-speed, high voltage, ultrasound transmitter pulser. This integrated, high performance circuit
More informationDigital Integrated Circuits Lecture 20: Package, Power, Clock, and I/O
Digital Integrated Circuits Lecture 20: Package, Power, Clock, and I/O Chih-Wei Liu VLSI Signal Processing LAB National Chiao Tung University cwliu@twins.ee.nctu.edu.tw DIC-Lec20 cwliu@twins.ee.nctu.edu.tw
More informationECEN 5817 Resonant and Soft-Switching Techniques in Power Electronics
Resonant and Soft-Switching Techniques in Power Electronics Instructor: Dragan Maksimovic office: ECOT 346 phone: 303-492-4863 maksimov@colorado.edu Prerequisite: ECEN5797 Introduction to Power Electronics
More informationAdvanced Monolithic Systems
Advanced Monolithic Systems 1A ERY LOW DROPOUT OLTAGE REGULATOR RoHS compliant FEATURES Adjustable or Fixed Output 1.5, 1.8, 2.5, 2.85, 3.0, 3.3, 3.5 and 5.0 Output Current of 1A Low Dropout, typ. 200m
More informationSA60. H-Bridge Motor Driver/Amplifiers SA60
H-Bridge Motor Driver/Amplifiers FEATURES LOW COSOMPLETE H-BRIDGE SELF-CONTAINED SMART LOWSIDE/ HIGHSIDE DRIVE CIRCUITRY WIDE SUPPLY RANGE: UP TO 8V A CONTINUOUS OUTPUT ISOLATED CASE ALLOWS DIRECT HEATSINKING
More informationEUP V/12V Synchronous Buck PWM Controller DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit. 1
5V/12V Synchronous Buck PWM Controller DESCRIPTION The is a high efficiency, fixed 300kHz frequency, voltage mode, synchronous PWM controller. The device drives two low cost N-channel MOSFETs and is designed
More informationResonance in Circuits
Resonance in Circuits Purpose: To map out the analogy between mechanical and electronic resonant systems To discover how relative phase depends on driving frequency To gain experience setting up circuits
More informationR5 4.75k IN OUT GND 6.3V CR1 1N4148. C8 120pF AD8517. Figure 1. SSTL Bus Termination
Tracking Bus Termination Voltage Regulators by Charles Coles Introduction This application note presents both low noise linear and high efficiency switch mode solutions for the SSTL type tracking bus termination
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationPDN Probes. P2100A/P2101A Data Sheet. 1-Port and 2-Port 50 ohm Passive Probes
P2100A/P2101A Data Sheet PDN Probes 1-Port and 2-Port 50 ohm Passive Probes power integrity PDN impedance testing ripple PCB resonances transient step load stability and NISM noise TDT/TDR clock jitter
More informationIXZ421DF12N100 RF Power MOSFET & DRIVER
Driver / MOSFET Combination DEIC421 Driver combined with a DE37-12N12A MOSFET Gate driver matched to MOSFET Features Isolated Substrate high isolation voltage (>V) excellent thermal transfer Increased
More informationBasic Concepts C HAPTER 1
C HAPTER 1 Basic Concepts Power delivery is a major challenge in present-day systems. This challenge is expected to increase in the next decade as systems become smaller and new materials are introduced
More informationTravel Writing: Getting Paid to See the World. Justin Bergman. Stanford Continuing Studies. Creative Writing Program. Winter 2015
Required Reading: Travel Writing: Getting Paid to See the World Justin Bergman Stanford Continuing Studies Creative Writing Program Winter 2015 Title: Best American Travel Writing 2013 Editor: Elizabeth
More informationSupertex inc. HV748DB1 HV748 ±75V 1.25A Ultrasound Pulser Demoboard
HV78DB HV78 ±75V.5A Ultrasound Pulser Demoboard Introduction The HV78 is a monolithic -channel, high speed, high voltage, ultrasound transmitter pulser. This integrated, high performance circuit is in
More informationHigh Speed Design Issues and Jitter Estimation Techniques. Jai Narayan Tripathi
High Speed Design Issues and Jitter Estimation Techniques Jai Narayan Tripathi (jainarayan.tripathi@st.com) Outline Part 1 High-speed Design Issues Signal Integrity Power Integrity Jitter Power Delivery
More informationREAD THIS FIRST: *One physical piece of 8.5x11 paper (you may use both sides). Notes must be handwritten.
READ THIS FIRST: We recommend first trying this assignment in a single sitting. The midterm exam time period is 80 minutes long. Find a quiet place, grab your cheat sheet* and a pencil, and set a timer.
More informationAdvanced Topics in EMC Design. Issue 1: The ground plane to split or not to split?
NEEDS 2006 workshop Advanced Topics in EMC Design Tim Williams Elmac Services C o n s u l t a n c y a n d t r a i n i n g i n e l e c t r o m a g n e t i c c o m p a t i b i l i t y e-mail timw@elmac.co.uk
More informationPhysics 115. Inductors, Capacitors, and RLC circuits. General Physics II. Session 34
Physics 115 General Physics II Session 34 Inductors, Capacitors, and RLC circuits R. J. Wilkes Email: phy115a@u.washington.edu Home page: http://courses.washington.edu/phy115a/ 06/05/13 1 Lecture Schedule
More informationSupertex inc. MD1210. High Speed Dual MOSFET Driver. Supertex MD1210. Features. General Description. Applications. Typical Application Circuit
Supertex inc. MD0 High Speed Dual MOSFET Driver Features 6ns rise and fall time with 000pF load.0a peak output source/sink current.v to 5.0V input CMOS compatible 4.5V to 3V single positive supply voltage
More informationHigh Voltage Pulser Circuits By Ching Chu, Sr. Applications Engineer
High Voltage Circuits By Ching Chu, Sr. Applications Engineer AN-H53 Application Note Introduction The high voltage pulser circuit shown in Figure 1 utilizes s complementary P- and N-channel transistors
More information10 Mb/s Single Twisted Pair Ethernet PHY Coupling Network Steffen Graber Pepperl+Fuchs
10 Mb/s Single Twisted Pair Ethernet PHY Coupling Network Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 6/21/2017 1 Overview Coupling Network Coupling Network
More informationDesign of the Power Delivery System for Next Generation Gigahertz Packages
Design of the Power Delivery System for Next Generation Gigahertz Packages Madhavan Swaminathan Professor School of Electrical and Computer Engg. Packaging Research Center madhavan.swaminathan@ece.gatech.edu
More informationSi-Interposer Collaboration in IC/PKG/SI. Eric Chen
Si-Interposer Collaboration in IC/PKG/SI Eric Chen 4/Jul/2014 Design Overview U-bump Logic IC Mem IC C4 bump Logic IC Silicon/Organic substrate Interposer Mem IC CAP Package substrate Solder Ball VRM BGA
More information6.081, Fall Semester, 2006 Assignment for Week 6 1
6.081, Fall Semester, 2006 Assignment for Week 6 1 MASSACHVSETTS INSTITVTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.099 Introduction to EECS I Fall Semester, 2006 Assignment
More informationFrequently Asked EMC Questions (and Answers)
Frequently Asked EMC Questions (and Answers) Elya B. Joffe President Elect IEEE EMC Society e-mail: eb.joffe@ieee.org December 2, 2006 1 I think I know what the problem is 2 Top 10 EMC Questions 10, 9
More informationFixed Frequency Control vs Constant On-Time Control of Step-Down Converters
Fixed Frequency Control vs Constant On-Time Control of Step-Down Converters Voltage-mode/Current-mode vs D-CAP2 /D-CAP3 Spandana Kocherlakota Systems Engineer, Analog Power Products 1 Contents Abbreviation/Acronym
More informationApplication Note 0009
Recommended External Circuitry for Transphorm GaN FETs Application Note 9 Table of Contents Part I: Introduction... 2 Part II: Solutions to Suppress Oscillation... 2 Part III: The di/dt Limits of GaN Switching
More informationtime management and beating procrastination work book
To get year-round tips from presenters and access to loads of resources follow us on Twitter: @ukelevate time management and beating procrastination work book The 4 Elements of Time Management 1. 2. 3.
More informationECE 214 Electrical Circuits Lab Lecture 10
ECE 214 Electrical Circuits Lab Lecture 10 Vince Weaver http://www.eece.maine.edu/~vweaver vincent.weaver@maine.edu 14 April 2015 Announcements Midterm next week during class (April 21st) Final writeup
More informationSimulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material
Simulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material April 28, 2010 Yu Xuequan, Yanhang, Zhang Gezi, Wang Haisan Huawei Technologies CO., LTD. Shanghai, China Tony_yu@huawei.com
More informationLECTURE 4. Introduction to Power Electronics Circuit Topologies: The Big Three
1 LECTURE 4 Introduction to Power Electronics Circuit Topologies: The Big Three I. POWER ELECTRONICS CIRCUIT TOPOLOGIES A. OVERVIEW B. BUCK TOPOLOGY C. BOOST CIRCUIT D. BUCK - BOOST TOPOLOGY E. COMPARISION
More informationCity & Guilds Qualifications International ESOL Achiever level B1 Practice Paper 3
City & Guilds Qualifications International ESOL Achiever level B1 Practice Paper 3 NB Read out the text which is not in italics. Read at normal speed making it sound as much like spoken English (rather
More information4.5V to 32V Input High Current LED Driver IC For Buck or Buck-Boost Topology CN5816. Features: SHDN COMP OVP CSP CSN
4.5V to 32V Input High Current LED Driver IC For Buck or Buck-Boost Topology CN5816 General Description: The CN5816 is a current mode fixed-frequency PWM controller for high current LED applications. The
More informationDevice-Specific Power Delivery Network (PDN) Tool User Guide
Device-Specific Power Delivery Network (PDN) Tool User Guide Device-Specific Power Delivery Network (PDN) Tool User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01134-1.1 Subscribe 2014
More informationElectronics Design Laboratory Lecture #1, Fall 2014
Electronics Design Laboratory Lecture #1, Fall 2014 Dr. Daniel Seltzer Teaching Assistants: Fenglong Lu & Ali Sepahvand Electronics Design Laboratory 1 Daniel Seltzer seltzer@colorado.edu Fenglong Lu Fenglong.Lu@colorado.edu
More informationVerification of Digitally Calibrated Analog Systems with Verilog-AMS Behavioral Models
Verification of Digitally Calibrated Analog Systems with Verilog-AMS Behavioral Models BMAS Conference, San Jose, CA Robert O. Peruzzi, Ph. D. September, 2006 Agenda Introduction Human Error: Finding and
More information2A 150KHZ PWM Buck DC/DC Converter. Features
General Description The is a of easy to use adjustable step-down (buck) switch-mode voltage regulator. The device is available in an adjustable output version. It is capable of driving a 2A load with excellent
More informationPC Pandey: Lecture notes PCB Design, EE Dept, IIT Bombay, rev. April 03. Topics
PC Pandey: Lecture notes PCB Design, EE Dept,, rev. April 03 1 PC Pandey: Lecture notes PCB Design, EE Dept,, rev. April 03 2 PCB DESIGN Dr. P. C. Pandey EE Dept, Revised Aug 07 Topics 1.General Considerations
More informationPCB layout guidelines. From the IGBT team at IR September 2012
PCB layout guidelines From the IGBT team at IR September 2012 1 PCB layout and parasitics Parasitics (unwanted L, R, C) have much influence on switching waveforms and losses. The IGBT itself has its own
More informationWho am I? EECS240 Spring Administrative. Teaching Staff. References. Lecture Notes. Advanced Analog Integrated Circuits Lecture 1: Introduction
Who am I? EECS240 Spring 2013 Advanced Analog Integrated Circuits Lecture 1: Introduction Lingkai Kong Ph.D. in EECS, UC Berkeley, Dec. 2012. Currently a post-doc at BWRC Thesis: 60GHz Energy-Efficient
More information3E Series Power Modules
Application Note 306 Flex Power Modules Optimizing Load Transient Response For PID & NLR Control Loops 3E Series Power Modules Abstract This application note provides information on optimizing load transient
More informationPlane Crazy, Part 2 BEYOND DESIGN. by Barry Olney
by Barry Olney column BEYOND DESIGN Plane Crazy, Part 2 In my recent four-part series on stackup planning, I described the best configurations for various stackup requirements. But I did not have the opportunity
More informationLecture 10. Circuit Pitfalls
Lecture 10 Circuit Pitfalls Intel Corporation jstinson@stanford.edu 1 Overview Reading Lev Signal and Power Network Integrity Chandrakasen Chapter 7 (Logic Families) and Chapter 8 (Dynamic logic) Gronowski
More information