Experimental investigation of the performance of the optical two-layer neural network
|
|
- Frederick Anthony
- 5 years ago
- Views:
Transcription
1 Experimental investigation of the performance of the optical two-layer neural network Nikolay N. Evtihiev, Rostislav S. Starikov, Boris N. Onyky, Vadim V. Perepelitsa, Igor B. Scherbakov Moscow State Engineering Physics Institute (Technical University), Department of Quantum Electronics, Kashirskoe shosse 31, Moscow, , Russia ABSTRACT The paper presents the obtained results of learning of the two-layer (64x8) neural network (TLNN), the results of tolerant noising of weight matrixes and results of hardware implementation. The imperfectness of optics satisfies the margin requirements of TLNN model 1. INTRODUCTION Different types of neural networks (NN) are under careful investigation now. Creating of the working models of NN, including optical models, is most useful and promising'. One of the most interesting is the two-layer NN (TLNN), which can be easily made on the basis of proposed optical matrix-vector multiplier (OVMM). OVMM has extremely high information processing capabilities. Computing in such TLNN is performed sequentially in OVMM. Large time-bandwidth product acoustooptic devices are the fastest up-to-date spatial light modulators. As a base devices for OVMM we propose to implement high-speed high dynamic range spatial light modulator namely the multichannelmultifrequency acoustooptic Bragg cell (MAOM), laser array and CCD (charge-coupled device) array in well-known orientation of OVMM. 2. NEURAL NETWORKS MATHEMATICAL MODELS SUITABLE FOR OPTOELECTRONIC IMPLEMENTATION Neural network mathematical models are determined by three characteristics: (1) models of used in the network neurones, (2) architecture of the interconnections in the network, (3) algorithm of determining of the neural network parameters. The main operations performed by neuron are the weighted addition and the non-linear transformation. In the simplest case a non-linear transformation is applied to the weighted sum and the result of transformation is transmitted to the neuron's output. The neuron does not perform other operation. It is possible to prove that the network which consists of such simple neurones can solve any problem if algorithm for it's solution exist. The meanings of the synaptic weights are different for the different neurones. Non-linear transformations may be different or the same for all the neurones of the network. Neural networks with the same transformations for all the neurones are called homogeneous. Due to the fact that the optoelectronic devices are the most effective for realization of the vector-matrix multiplication, it is very useful to put the main calculation load on them and to simplify the non-linear transformations as much as possible. That is why it is possible to assume that homogeneous neural networks are the most suitable for the optoelectronic realizations. O /941$6.QQ SPIE Vol Optical Neural Networks (1994) / 189
2 In theory the neural networks can have arbitrary interconnection architecture. But from the viewpoint of hardware implementation there is the most perspective architecture. It is the multilayer neural networks with sequential interconnections. As it was proved2 such networks may solve any task of image recognition. The amount of interconnection in such networks is less then in completely-connected ones. It reduces the complexity of the hardware realization. Thus, the multilayer homogeneous neural networks with sequential connections are the most suitable for the optoelectronic realization (see Fig. 1). Fig. 1. Multi-layer neural network. 190 /SP!E Vol Optical Neural Networks (1994)
3 3. TLNN. NOISE TOLERANCE The TLNN simulation software program was designed. Simulated NN contains 64 neurones in the first layer and 8 neurones in the second one. The NN was trained with gradient and stochastic algorithms. The ability of trained network allows to recognize binary images of all 26 alphabet letters. Each image consists of 8x8 pixel For the experiment the binary images were used. After the contrasting procedure the weight coefficients became the meanings of {-1;O;1}. The homogeneous TLNN performance is defmed by the following parameters: (1) synaptic weights of first-layer neurones, (2) input data of TLNN, (3) bias of first-layer neurones, (4) sum's outputs of first-layer neurones, (5)outputs of first-layer neurones, (6) synaptic weights of second-layer neurones, (7) bias of second-layer neurones, (8) sums outputs of second-layer neurones. As a result of learning parameters N 1, 3, 6, 7 are defined. The meanings of other parameters are defmed during the TLNN performance process. In the hardware implementation of TLNN each one of the eight parameters could has meaning that is different from the calculated one. This could happen because the technology of optoelectronic NN fabrication does not allow the exact representation of the calculated meanings of parameters. The aim of statistic experiments on noising was the defmition of tolerant deviation of meanings of the parameters from the calculated values. The criteria was the ability to recognize all the learned images. The modelling program allows to carry out experiments on noising with step of noise ratio (NR) 5%.The term NR could be illustrated by the following: p0=px(1+sx(2xrnd-1)/1oo) (1) where p is initial meaning of the parameter, p0 is the meaning of the parameter after noising, s -NR percentage, RND - uniformly spreaded random value, 0< RND <1. As a result of modelling the mean value of misrecognition and the mean data of not recognized images are define. The number of iteration for meaning was 100. The results of the experiments are presented in the table. No NN's parameters to be changed Allowed % of deviation 1 Synaptic weights of first-layer neurones 35% 2 Input data of TLNN 10% 3 Bias of first-layer neurones 105% 4 Sums outputs of first-layer neurones 80% S Outputs of first-layer neurones 25% 6 Synaptic weights of second-layer neurones 30% 7 Bias of second-layer neurones 130% SPIE Vol Optical Neural Networks (1994) 1191
4 No NN's parameters to be changed Allowed % of deviation 8 Sums outputs of second-layer neurones 85% 9 Synaptic weights of first- and second-layer neurones (NR of all other parameters 5%) 15% 10 All parameters of TLNN 10% The most important information is contained in the rows 9 and 10 of the table. The TLNN retains the ability of correct recognition of all the 26 alphabet letters in two cases: 1. The NR of synaptic weights of first- and second-layer neurones is less then 15%. 2. The NR of all other parameters is less then 5%. The NR of all the parameters is less then 10%. So, it proves that the technology of optoelectronic NN fabrication which allows to present all calculated parameters in hardware with accuracy better then 10% could be implemented for hardware realization of considering TLNN. The fig. 2 presents the plot of noise tolerant of all the parameters of TLNN. It is important to note the linear decreasing of the number of correctly recognized images against the NR of TLNN's parameters. While NR=60% the TLNN retains the ability of correct recognition of 50% images. For computer systems of previous generations another type of plot is inherent, namely avalanche dependence: 100% recognition at weak noise and 0% recognition after the increasing of some noise level N NR Fig. 2. Noise toleration of the TLNN. The computer experiment shows that the TLNN has significant noise resistance. This fact becomes the TLNN attractive for on-board implementations. 192 ISPIE Vol Optical Neural Networks (1994)
5 4. TLNN. HARDWARE Optical realization of the TLNN is an example of the effective application of MAOM. The main part of the calculations in this case is vector-matrix multiplication: A*B =C. The proposed OVMM architecture (fig. 3) allows one to perform this in one step. Traditionally the DMAC (digital multiplication via analogue convolution)3 algorithm is used for obtaining high accuracy in optical calculations. 11 ni "k' MAOM fi f.. Pp 4P 1 Isuk... Fig. 3. Vector-matrix multiplier with time integration. The algorithm we propose is similar to DMAC, but there is one significant difference concerned with the ability to use frequency coding in MAOM. Due to this fact OVMM allows one to multiply (convolve) 2D and 3D data flows and obtain the whole vector-matrix multiplication in one step with speeds about the frame rate of MAOM. In this case the vector as a 2D array is inputed into the laser array (LA) and the matrix as a 3D array is inputed into MAOM. In the proposed architecture vectora has 8-components (ar) and each component is represented by an 8-bit binary number (P 1,0), i.e. by a byte: k= 1 is the most (MSB), k=8 is the least significant bit (LSB). The matrixb dimension is 8x8 and each element b13 is represented by byte too (bs, s = 1..8): s =1 is the MSB, s =8 is the LSB. The elements of the 3D array b1s (i.e. matrix B) are inputed into the MAOM: i is the pulse position in the channel aperture at the exposure moment,j is the channel number, s is the acoustic wave frequency number (f'). When the MAOS aperture is filled the LA executes eight (according to the number of bits in each vector element) light pulses (expositions). Each vector component is applied to a corresponding "window", as is shown in fig. 3. The LSB of components are transmitted first, the MSB - last. Radiation from each laser uniformiy illuminates the corresponding "window" of every channel. The optical system transfers the light diffracted in the MAOM onto a set of eight linear CCD array. Each linear CCD contain eight (according to number of frequencies) points. The CCD operates in the shift-and-add mode. The shift velocity corresponds to the bit loading speed of the lasers. The charge is accumulated in a point of a linear CCD while first exposition is shifted to the next point of this CCD for a second exposition. Each linear CCD represents a component of the output vector C SPIE Vol Optical Neural Networks (1994)! 193
6 in a mixed representation. The supporting electronic control system (CS) is responsible for converting the presentation of this data from mixed to hex format, the tresholding, the synchronization, etc. For checking of opportunity of completion DMAC by described way the breadboard model performing multiplication 8 digit numbers was assembled. The rate of bitby-bit entering was limited only by existed maximal achievable for given CCD array transfer frequency. The typical result signal of DMAC-multiplication with implementation of multiplexing in the MAOM registered directly at the CCD output is presented on fig. 4. Taking into account the utmost parameters Te02 for MAOM as follows: 100 "windows", 8 frequencies, the period of laser pulse repetition is about 10 ns and the CCD array transfer frequency is about 120 MHz. The productivity of MAOM at calculations with "constant" matrix is: P(2xMxN-M)xM/2L, (2) where: M, N- dimension, L-number of bits, M -MAOM band of transmittance. In general case such multiplier is L-times slower than the analog one, using the same elements for inputing (LA and MAOM ). Moreover, considerable defect, affecting efficiency of system, is the necessity of using the CCD for completion DMAC with time-integration. Existing in present CCDs have comparatively low detecting ability. As it shown4 this fact on present stage puts under the question the competitiness of such device not only in comparison with analog AO processors, but also with existing electronic means. The presented below architectures of the digital vector-matrix AO multipliers with space integration seams to be more perspective. I I a) b) c) Fig. 4. Example of DMAC multiplication with implementation of multiplexing: a) lazer pulses, b) multiplexing signal in acoustooptic cell, c) CCD output signal in a mixed representation. The processor architecture based on the multifrequency MAOM and realized DMAC with space integration is presented on fig. 5. The architecture (similar to SAOBIC5 and analogous) consists of the source of collimated light (SCL), two MAOM (MAOM1 has N channels, MAOM2 has L channels), the projecting (OS1) and the summing (0S2) optical systems, which perform also the optical filtration, and M-photodetector array (PDA). The processor executes the multiplication of MxN matrix onto the N-vector using L-bit representation of numbers. The elements of vector b are loaded in parallel in first MAOM (each in the appropriate channel) in serial code. The elements of matrix ajj are loaded 194 / SPIE Vol Optical Neural Networks (1994)
7 i_fl second MAOM in following order: the elements of matrix with indexes j applies multiplexually - the i-th element at the i-th frequency and occupy position in the channel of the second MAOM, corresponding to the projection of the j-th channel of the first MAOM. In the l-th channel of the second MAOM only l-th bits of matrix elements applies. The materials of modulators and the scale characteristics of the projecting optical system OS1 are chosen so, that the ratio of the time for passing of the optical image, created by the first MAOM, to the time for passing the pixel of the second MAOM by sound is equal to the word length L. The whole multiplication process requires 2xL steps of the first ("fast" one) MAOM. The optical system 0S2 performs the DMAC summation and summation of the i-th components on the i-th photodetector. The following processing of the resulting vector elements is analog-to-digital transformation of triangular pulses of mixed code, arrived from the photodiodes after amplification, and summation with shift of the results of the transformation. The postprocessing as a whole requires M ADC (analog to digital convertor) and M shift-adders. SeL MAOM1 OS1 MAOM2 0S2 IDA Fig. 5. OVMM architecture with space integration. The utmost productivity at continuous calculations with "constant" matrix can reach: P(2xMxN-M)xM/2 (3) where: M, N - dimensions, L - number of bits, M - second MAOM band of transmittance. The given architecture, after corresponding alteration of postprocessing devices can be used for operations with mixed-sign arrays, represented in additional binary code6. Registration of the results of convolution begins only after completion of filling of first modulator and requires only L "fast" steps. The source of light synchronize so that the light arrived on modulators only on period between two moments: when the channels of the first MAOM are completely filled by elements of vector b and moment when last bits of elements b leave the channel The postprocessing device in this case requires N dividers and N shift-adders. The maximal dimension of vectors and matrixes that could be processed in such system is, on the one hand, limited by the maximum number of resolvable outputs of MAOM2 channels and, on the other hand, defines necessary at given word length of representation, dynamic range (DR) of the system (in turn, DR can provide discrimination of no more than levels of accepted signals); so at L=8 at processing of square matrixes their dimensions can be about 30. In general case, n-time increasing of the word length of representation reduces the maximal dimension of processable arrays in n times and accordingly lowers the efficiency. The increasing of the dimension of processable matrix SPIE Vol Optical Neural Networks (1994) / 195
8 (simultaneously the efficiency is increasing) is possible by rn-time increasing of the temporary aperture of MAOM1 and by rn-time increasing the number of PDA and channels of MAOM2. In the system performing multiplication of the matrix of m xm xn-dimension and vector of N-dimension at word length L the channels of the "fast" MAOM1 are divided on m parts, providing L discriminated outputs each, and projected onto appropriate L channels of MAOM2 (with total number of channels m XL ).The loading of elements of vector in MAOM1 and elements of matrix in each of m groups of channels MAOM2 (with appropriate delays ),the registration of results from each of m groups of FDA and clocking of sources of light at processing of mixed-sign arrays is executed similarly to architecture on fig. S. Total matrix-vector multiplication requires (m + 1) XL steps of the first MAOM, however it is possible to begin following multiplication after 2 XL steps. The speed limit will be: Pmx(2xMxN-M)xM/2 (4) It is possible to increase the efficiency of such multiplier by using instead of first MAOM the matrixes of light sources, providing the similar "movement" of elements of vector b. It is expected the increasing of the efficiency at the expense of considerable reduction of the required light and UHF power. However because of imperfectness of technology of modem light source matrixes the practical realization of such system is seems to be rather difficult. The considerable defect of systems with the space integration are the relative complexity and high speed required for read-out and postprocessing devices (in general case L-times higher than in analog devices, used such MAOM for inputing of matrix). The valuations of throughput various acoustooptic vector-matrix multipliers with Te02 modulators as matrix inputing devices are presented on fig. 6 and show potentially high competitiness acoustooptics in comparison with electronics. MOPS 102 mathx diüoi Fig. 6. Variations of throughput: 1-TRW TMC bit multiplier4, 2-analog multiplier with updatable matrix4, 3-multiplier with time integration, 4-analog multiplier with constant matrix4, 5-space integration multiplier with constant matrix (with LINbO3 "fast" MAOM). 196 ISPIE Vol Optical Neural Networks (1994)
9 5. CONCLUSION Thus, at present, vector-matrix multiplicationsin neural networks can be realized at the base of acoustooptics processors. The potential of the speed and efficiency of such processors compares favorably with existing electronic means at large dimensions of processed arrays. Thus initially the low accuracy of such calculations can be increased for account of complication of representation of processed values, presentation of rigid requirements to adjusting of the system as a whole and complication of postprocessing system. The configuration of the system (architecture, accuracy of representation of values, interface and postprocessing systems) is defined by particular statement of the task. 6. REFERENCES 1. E. Barnard and D. Casasent, "New Optical Neural System Architectures and Applications," Proc. SPIE, Vol. 963, pp , B. Muller, J. Reinhardt, Neural Networks, Springer-Verlag, P. R. Beaudet, A. P. Goutzoulis et al,appl. Optics, VoL 25, No. 18, p. 3097, C. K. Gary, "Comparison of optics and electronics for the calculation of matrix-vector products," Proc. SPIE, Vol Guilfoyle P. S., "Systolic acousto-optic binary convolver", Opt. Eng., Vol. 23, pp , Jan./Feb R. P. Bocker, S. P. Clyton, K. Bromley, "Electro-optical matrix multiplication using 2's component arithmetic for improved accuracy," Appi. Optics, VoL 22, N 13, pp , July SPIE Vol Optical Neural Networks (1994) / 197
High accuracy computation with linear analog optical systems: a critical study
High accuracy computation with linear analog optical systems: a critical study Demetri Psaltis and Ravindra A. Athale High accuracy optical processors based on the algorithm of digital multiplication by
More informationLPCC filters realization as binary amplitude hologram in 4-f correlator: range limitation of hologram pixels representation
LPCC filters realization as binary amplitude hologram in 4-f correlator: range limitation of hologram pixels representation N.N. Evtikhiev, S.N. Starikov, R.S. Starikov, E.Yu. Zlokazov Moscow Engineering
More informationCHAPTER 4 LINK ADAPTATION USING NEURAL NETWORK
CHAPTER 4 LINK ADAPTATION USING NEURAL NETWORK 4.1 INTRODUCTION For accurate system level simulator performance, link level modeling and prediction [103] must be reliable and fast so as to improve the
More informationModule 3: Physical Layer
Module 3: Physical Layer Dr. Associate Professor of Computer Science Jackson State University Jackson, MS 39217 Phone: 601-979-3661 E-mail: natarajan.meghanathan@jsums.edu 1 Topics 3.1 Signal Levels: Baud
More informationSupplementary Figures
Supplementary Figures Supplementary Figure 1. The schematic of the perceptron. Here m is the index of a pixel of an input pattern and can be defined from 1 to 320, j represents the number of the output
More informationStochastic Mixed-Signal VLSI Architecture for High-Dimensional Kernel Machines
Stochastic Mixed-Signal VLSI Architecture for High-Dimensional Kernel Machines Roman Genov and Gert Cauwenberghs Department of Electrical and Computer Engineering Johns Hopkins University, Baltimore, MD
More informationA new Photon Counting Detector: Intensified CMOS- APS
A new Photon Counting Detector: Intensified CMOS- APS M. Belluso 1, G. Bonanno 1, A. Calì 1, A. Carbone 3, R. Cosentino 1, A. Modica 4, S. Scuderi 1, C. Timpanaro 1, M. Uslenghi 2 1-I.N.A.F.-Osservatorio
More informationImplementing Multipliers with Actel FPGAs
Implementing Multipliers with Actel FPGAs Application Note AC108 Introduction Hardware multiplication is a function often required for system applications such as graphics, DSP, and process control. The
More informationA new Photon Counting Detector: Intensified CMOS- APS
A new Photon Counting Detector: Intensified CMOS- APS M. Belluso 1, G. Bonanno 1, A. Calì 1, A. Carbone 3, R. Cosentino 1, A. Modica 4, S. Scuderi 1, C. Timpanaro 1, M. Uslenghi 2 1- I.N.A.F.-Osservatorio
More informationMultiplier Design and Performance Estimation with Distributed Arithmetic Algorithm
Multiplier Design and Performance Estimation with Distributed Arithmetic Algorithm M. Suhasini, K. Prabhu Kumar & P. Srinivas Department of Electronics & Comm. Engineering, Nimra College of Engineering
More informationSerial Addition. Lecture 29 1
Serial Addition Operations in digital computers are usually done in parallel because that is a faster mode of operation. Serial operations are slower because a datapath operation takes several clock cycles,
More informationData Acquisition & Computer Control
Chapter 4 Data Acquisition & Computer Control Now that we have some tools to look at random data we need to understand the fundamental methods employed to acquire data and control experiments. The personal
More informationAn Efficient Method for Implementation of Convolution
IAAST ONLINE ISSN 2277-1565 PRINT ISSN 0976-4828 CODEN: IAASCA International Archive of Applied Sciences and Technology IAAST; Vol 4 [2] June 2013: 62-69 2013 Society of Education, India [ISO9001: 2008
More informationNext-Generation Optical Fiber Network Communication
Next-Generation Optical Fiber Network Communication Naveen Panwar; Pankaj Kumar & manupanwar46@gmail.com & chandra.pankaj30@gmail.com ABSTRACT: In all over the world, much higher order off modulation formats
More informationA Parallel Analog CCD/CMOS Signal Processor
A Parallel Analog CCD/CMOS Signal Processor Charles F. Neugebauer Amnon Yariv Department of Applied Physics California Institute of Technology Pasadena, CA 91125 Abstract A CCO based signal processing
More informationELEC Dr Reji Mathew Electrical Engineering UNSW
ELEC 4622 Dr Reji Mathew Electrical Engineering UNSW Filter Design Circularly symmetric 2-D low-pass filter Pass-band radial frequency: ω p Stop-band radial frequency: ω s 1 δ p Pass-band tolerances: δ
More informationUSING EMBEDDED PROCESSORS IN HARDWARE MODELS OF ARTIFICIAL NEURAL NETWORKS
USING EMBEDDED PROCESSORS IN HARDWARE MODELS OF ARTIFICIAL NEURAL NETWORKS DENIS F. WOLF, ROSELI A. F. ROMERO, EDUARDO MARQUES Universidade de São Paulo Instituto de Ciências Matemáticas e de Computação
More informationInternational Journal Of Scientific Research And Education Volume 3 Issue 6 Pages June-2015 ISSN (e): Website:
International Journal Of Scientific Research And Education Volume 3 Issue 6 Pages-3529-3538 June-2015 ISSN (e): 2321-7545 Website: http://ijsae.in Efficient Architecture for Radix-2 Booth Multiplication
More information2013 LMIC Imaging Workshop. Sidney L. Shaw Technical Director. - Light and the Image - Detectors - Signal and Noise
2013 LMIC Imaging Workshop Sidney L. Shaw Technical Director - Light and the Image - Detectors - Signal and Noise The Anatomy of a Digital Image Representative Intensities Specimen: (molecular distribution)
More informationSystem and method for subtracting dark noise from an image using an estimated dark noise scale factor
Page 1 of 10 ( 5 of 32 ) United States Patent Application 20060256215 Kind Code A1 Zhang; Xuemei ; et al. November 16, 2006 System and method for subtracting dark noise from an image using an estimated
More informationInvestigations on the performance of lidar measurements with different pulse shapes using a multi-channel Doppler lidar system
Th12 Albert Töws Investigations on the performance of lidar measurements with different pulse shapes using a multi-channel Doppler lidar system Albert Töws and Alfred Kurtz Cologne University of Applied
More informationTowards Real-time Hardware Gamma Correction for Dynamic Contrast Enhancement
Towards Real-time Gamma Correction for Dynamic Contrast Enhancement Jesse Scott, Ph.D. Candidate Integrated Design Services, College of Engineering, Pennsylvania State University University Park, PA jus2@engr.psu.edu
More informationA 1.3 Megapixel CMOS Imager Designed for Digital Still Cameras
A 1.3 Megapixel CMOS Imager Designed for Digital Still Cameras Paul Gallagher, Andy Brewster VLSI Vision Ltd. San Jose, CA/USA Abstract VLSI Vision Ltd. has developed the VV6801 color sensor to address
More informationThermal tuning of volume Bragg gratings for high power spectral beam combining
Thermal tuning of volume Bragg gratings for high power spectral beam combining Derrek R. Drachenberg, Oleksiy Andrusyak, Ion Cohanoschi, Ivan Divliansky, Oleksiy Mokhun, Alexei Podvyaznyy, Vadim Smirnov,
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 13 Building Blocks (Multipliers) Register Adder Shift Register Adib Abrishamifar EE Department IUST Acknowledgement This lecture note has been summarized and categorized
More informationAn Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors
An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors T.N.Priyatharshne Prof. L. Raja, M.E, (Ph.D) A. Vinodhini ME VLSI DESIGN Professor, ECE DEPT ME VLSI DESIGN
More informationOption 1: A programmable Digital (FIR) Filter
Design Project Your design project is basically a module filter. A filter is basically a weighted sum of signals. The signals (input) may be related, e.g. a delayed versions of each other in time, e.g.
More informationSTA1600LN x Element Image Area CCD Image Sensor
ST600LN 10560 x 10560 Element Image Area CCD Image Sensor FEATURES 10560 x 10560 Photosite Full Frame CCD Array 9 m x 9 m Pixel 95.04mm x 95.04mm Image Area 100% Fill Factor Readout Noise 2e- at 50kHz
More informationA Simple Design and Implementation of Reconfigurable Neural Networks
A Simple Design and Implementation of Reconfigurable Neural Networks Hazem M. El-Bakry, and Nikos Mastorakis Abstract There are some problems in hardware implementation of digital combinational circuits.
More informationImage Recognition for PCB Soldering Platform Controlled by Embedded Microchip Based on Hopfield Neural Network
436 JOURNAL OF COMPUTERS, VOL. 5, NO. 9, SEPTEMBER Image Recognition for PCB Soldering Platform Controlled by Embedded Microchip Based on Hopfield Neural Network Chung-Chi Wu Department of Electrical Engineering,
More informationA Survey on Power Reduction Techniques in FIR Filter
A Survey on Power Reduction Techniques in FIR Filter 1 Pooja Madhumatke, 2 Shubhangi Borkar, 3 Dinesh Katole 1, 2 Department of Computer Science & Engineering, RTMNU, Nagpur Institute of Technology Nagpur,
More informationImplementing Logic with the Embedded Array
Implementing Logic with the Embedded Array in FLEX 10K Devices May 2001, ver. 2.1 Product Information Bulletin 21 Introduction Altera s FLEX 10K devices are the first programmable logic devices (PLDs)
More informationPseudorandom encoding for real-valued ternary spatial light modulators
Pseudorandom encoding for real-valued ternary spatial light modulators Markus Duelli and Robert W. Cohn Pseudorandom encoding with quantized real modulation values encodes only continuous real-valued functions.
More informationOptical Fibers p. 1 Basic Concepts p. 1 Step-Index Fibers p. 2 Graded-Index Fibers p. 4 Design and Fabrication p. 6 Silica Fibers p.
Preface p. xiii Optical Fibers p. 1 Basic Concepts p. 1 Step-Index Fibers p. 2 Graded-Index Fibers p. 4 Design and Fabrication p. 6 Silica Fibers p. 6 Plastic Optical Fibers p. 9 Microstructure Optical
More information10mW CMOS Retina and Classifier for Handheld, 1000Images/s Optical Character Recognition System
TP 12.1 10mW CMOS Retina and Classifier for Handheld, 1000Images/s Optical Character Recognition System Peter Masa, Pascal Heim, Edo Franzi, Xavier Arreguit, Friedrich Heitger, Pierre Francois Ruedi, Pascal
More information1. INTRODUCTION ABSTRACT
Experimental verification of Sub-Wavelength Holographic Lithography physical concept for single exposure fabrication of complex structures on planar and non-planar surfaces Michael V. Borisov, Dmitry A.
More informationHigh Speed Binary Counters Based on Wallace Tree Multiplier in VHDL
High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL E.Sangeetha 1 ASP and D.Tharaliga 2 Department of Electronics and Communication Engineering, Tagore College of Engineering and Technology,
More informationChapter 3. Data Transmission
Chapter 3 Data Transmission Reading Materials Data and Computer Communications, William Stallings Terminology (1) Transmitter Receiver Medium Guided medium (e.g. twisted pair, optical fiber) Unguided medium
More informationA New High Speed Low Power Performance of 8- Bit Parallel Multiplier-Accumulator Using Modified Radix-2 Booth Encoded Algorithm
A New High Speed Low Power Performance of 8- Bit Parallel Multiplier-Accumulator Using Modified Radix-2 Booth Encoded Algorithm V.Sandeep Kumar Assistant Professor, Indur Institute Of Engineering & Technology,Siddipet
More informationIn this lecture, we will look at how different electronic modules communicate with each other. We will consider the following topics:
In this lecture, we will look at how different electronic modules communicate with each other. We will consider the following topics: Links between Digital and Analogue Serial vs Parallel links Flow control
More informationUsing Soft Multipliers with Stratix & Stratix GX
Using Soft Multipliers with Stratix & Stratix GX Devices November 2002, ver. 2.0 Application Note 246 Introduction Traditionally, designers have been forced to make a tradeoff between the flexibility of
More informationDesign and Implementation of Compressive Sensing on Pulsed Radar
44, Issue 1 (2018) 15-23 Journal of Advanced Research in Applied Mechanics Journal homepage: www.akademiabaru.com/aram.html ISSN: 2289-7895 Design and Implementation of Compressive Sensing on Pulsed Radar
More informationMahendra Engineering College, Namakkal, Tamilnadu, India.
Implementation of Modified Booth Algorithm for Parallel MAC Stephen 1, Ravikumar. M 2 1 PG Scholar, ME (VLSI DESIGN), 2 Assistant Professor, Department ECE Mahendra Engineering College, Namakkal, Tamilnadu,
More informationKeywords: Adaptive filtering, LMS algorithm, Noise cancellation, VHDL Design, Signal to noise ratio (SNR), Convergence Speed.
Implementation of Efficient Adaptive Noise Canceller using Least Mean Square Algorithm Mr.A.R. Bokey, Dr M.M.Khanapurkar (Electronics and Telecommunication Department, G.H.Raisoni Autonomous College, India)
More informationArithmetic Structures for Inner-Product and Other Computations Based on a Latency-Free Bit-Serial Multiplier Design
Arithmetic Structures for Inner-Product and Other Computations Based on a Latency-Free Bit-Serial Multiplier Design Steve Haynal and Behrooz Parhami Department of Electrical and Computer Engineering University
More informationTirupur, Tamilnadu, India 1 2
986 Efficient Truncated Multiplier Design for FIR Filter S.PRIYADHARSHINI 1, L.RAJA 2 1,2 Departmentof Electronics and Communication Engineering, Angel College of Engineering and Technology, Tirupur, Tamilnadu,
More informationDS1803 Addressable Dual Digital Potentiometer
www.dalsemi.com FEATURES 3V or 5V Power Supplies Ultra-low power consumption Two digitally controlled, 256-position potentiometers 14-Pin TSSOP (173 mil) and 16-Pin SOIC (150 mil) packaging available for
More informationTiming Noise Measurement of High-Repetition-Rate Optical Pulses
564 Timing Noise Measurement of High-Repetition-Rate Optical Pulses Hidemi Tsuchida National Institute of Advanced Industrial Science and Technology 1-1-1 Umezono, Tsukuba, 305-8568 JAPAN Tel: 81-29-861-5342;
More informationSYNTHESIS OF CYCLIC ENCODER AND DECODER FOR HIGH SPEED NETWORKS
SYNTHESIS OF CYCLIC ENCODER AND DECODER FOR HIGH SPEED NETWORKS MARIA RIZZI, MICHELE MAURANTONIO, BENIAMINO CASTAGNOLO Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari v. E. Orabona,
More informationTime-Multiplexed Pulse Shaping
Time-Multiplexed Pulse Shaping Introduction Optical pulses are used to transmit information, perform remote sensing and metrology, and study physical processes in matter. These optics and photonics applications
More informationEE 791 EEG-5 Measures of EEG Dynamic Properties
EE 791 EEG-5 Measures of EEG Dynamic Properties Computer analysis of EEG EEG scientists must be especially wary of mathematics in search of applications after all the number of ways to transform data is
More informationIn-line digital holographic interferometry
In-line digital holographic interferometry Giancarlo Pedrini, Philipp Fröning, Henrik Fessler, and Hans J. Tiziani An optical system based on in-line digital holography for the evaluation of deformations
More informationMTF characteristics of a Scophony scene projector. Eric Schildwachter
MTF characteristics of a Scophony scene projector. Eric Schildwachter Martin MarieUa Electronics, Information & Missiles Systems P0 Box 555837, Orlando, Florida 32855-5837 Glenn Boreman University of Central
More informationDetectors for microscopy - CCDs, APDs and PMTs. Antonia Göhler. Nov 2014
Detectors for microscopy - CCDs, APDs and PMTs Antonia Göhler Nov 2014 Detectors/Sensors in general are devices that detect events or changes in quantities (intensities) and provide a corresponding output,
More informationAREA EFFICIENT DISTRIBUTED ARITHMETIC DISCRETE COSINE TRANSFORM USING MODIFIED WALLACE TREE MULTIPLIER
American Journal of Applied Sciences 11 (2): 180-188, 2014 ISSN: 1546-9239 2014 Science Publication doi:10.3844/ajassp.2014.180.188 Published Online 11 (2) 2014 (http://www.thescipub.com/ajas.toc) AREA
More informationSintec Optronics Technology Pte Ltd 10 Bukit Batok Crescent #07-02 The Spire Singapore Tel: Fax:
Sintec Optronics Technology Pte Ltd 10 Bukit Batok Crescent #07-02 The Spire Singapore 658079 Tel: +65 63167112 Fax: +65 63167113 Acousto Optical Deflectors An AO Deflector is a device that will scan an
More informationTransmitting Antenna Modules Refusals Reaction on Wireless Power Transmission efficiency
2003 IEEE Aerospace Conference, Big Sky, Montana Transmitting Antenna Modules Refusals Reaction on Wireless Power Transmission efficiency Sergey S. Shaposhnikov Moscow Radiotechnical Institute of The Russian
More informationExposure schedule for multiplexing holograms in photopolymer films
Exposure schedule for multiplexing holograms in photopolymer films Allen Pu, MEMBER SPIE Kevin Curtis,* MEMBER SPIE Demetri Psaltis, MEMBER SPIE California Institute of Technology 136-93 Caltech Pasadena,
More informationImage Enhancement in Spatial Domain
Image Enhancement in Spatial Domain 2 Image enhancement is a process, rather a preprocessing step, through which an original image is made suitable for a specific application. The application scenarios
More informationUNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Digital Computer Arithmetic ECE 666
UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Digital Computer Arithmetic ECE 666 Part 6a High-Speed Multiplication - I Israel Koren ECE666/Koren Part.6a.1 Speeding Up Multiplication
More informationIES Digital Mock Test
. The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code
More information1644 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 25, NO. 5, MAY 2017
1644 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 25, NO. 5, MAY 2017 Time-Encoded Values for Highly Efficient Stochastic Circuits M. Hassan Najafi, Student Member, IEEE, Shiva
More informationCHAPTER 4 MIXED-SIGNAL DESIGN OF NEUROHARDWARE
69 CHAPTER 4 MIXED-SIGNAL DESIGN OF NEUROHARDWARE 4. SIGNIFICANCE OF MIXED-SIGNAL DESIGN Digital realization of Neurohardwares is discussed in Chapter 3, which dealt with cancer cell diagnosis system and
More informationFixed Point Lms Adaptive Filter Using Partial Product Generator
Fixed Point Lms Adaptive Filter Using Partial Product Generator Vidyamol S M.Tech Vlsi And Embedded System Ma College Of Engineering, Kothamangalam,India vidyas.saji@gmail.com Abstract The area and power
More informationDesign of Baugh Wooley Multiplier with Adaptive Hold Logic. M.Kavia, V.Meenakshi
International Journal of Scientific & Engineering Research, Volume 6, Issue 4, April-2015 105 Design of Baugh Wooley Multiplier with Adaptive Hold Logic M.Kavia, V.Meenakshi Abstract Mostly, the overall
More informationINCREASING LINEAR DYNAMIC RANGE OF COMMERCIAL DIGITAL PHOTOCAMERA USED IN IMAGING SYSTEMS WITH OPTICAL CODING arxiv: v1 [cs.
INCREASING LINEAR DYNAMIC RANGE OF COMMERCIAL DIGITAL PHOTOCAMERA USED IN IMAGING SYSTEMS WITH OPTICAL CODING arxiv:0805.2690v1 [cs.cv] 17 May 2008 M.V. Konnik, E.A. Manykin, S.N. Starikov Moscow Engineering
More informationA novel tunable diode laser using volume holographic gratings
A novel tunable diode laser using volume holographic gratings Christophe Moser *, Lawrence Ho and Frank Havermeyer Ondax, Inc. 85 E. Duarte Road, Monrovia, CA 9116, USA ABSTRACT We have developed a self-aligned
More informationVector Arithmetic Logic Unit Amit Kumar Dutta JIS College of Engineering, Kalyani, WB, India
Vol. 2 Issue 2, December -23, pp: (75-8), Available online at: www.erpublications.com Vector Arithmetic Logic Unit Amit Kumar Dutta JIS College of Engineering, Kalyani, WB, India Abstract: Real time operation
More informationDesign of Parallel Algorithms. Communication Algorithms
+ Design of Parallel Algorithms Communication Algorithms + Topic Overview n One-to-All Broadcast and All-to-One Reduction n All-to-All Broadcast and Reduction n All-Reduce and Prefix-Sum Operations n Scatter
More informationUsing of Artificial Neural Networks to Recognize the Noisy Accidents Patterns of Nuclear Research Reactors
Int. J. Advanced Networking and Applications 1053 Using of Artificial Neural Networks to Recognize the Noisy Accidents Patterns of Nuclear Research Reactors Eng. Abdelfattah A. Ahmed Atomic Energy Authority,
More informationModule 1: Introduction to Experimental Techniques Lecture 2: Sources of error. The Lecture Contains: Sources of Error in Measurement
The Lecture Contains: Sources of Error in Measurement Signal-To-Noise Ratio Analog-to-Digital Conversion of Measurement Data A/D Conversion Digitalization Errors due to A/D Conversion file:///g /optical_measurement/lecture2/2_1.htm[5/7/2012
More informationArtificial Neural Network Engine: Parallel and Parameterized Architecture Implemented in FPGA
Artificial Neural Network Engine: Parallel and Parameterized Architecture Implemented in FPGA Milene Barbosa Carvalho 1, Alexandre Marques Amaral 1, Luiz Eduardo da Silva Ramos 1,2, Carlos Augusto Paiva
More informationCHAPTER 4 ANALYSIS OF LOW POWER, AREA EFFICIENT AND HIGH SPEED MULTIPLIER TOPOLOGIES
69 CHAPTER 4 ANALYSIS OF LOW POWER, AREA EFFICIENT AND HIGH SPEED MULTIPLIER TOPOLOGIES 4.1 INTRODUCTION Multiplication is one of the basic functions used in digital signal processing. It requires more
More informationCS61c: Introduction to Synchronous Digital Systems
CS61c: Introduction to Synchronous Digital Systems J. Wawrzynek March 4, 2006 Optional Reading: P&H, Appendix B 1 Instruction Set Architecture Among the topics we studied thus far this semester, was the
More informationA New network multiplier using modified high order encoder and optimized hybrid adder in CMOS technology
Inf. Sci. Lett. 2, No. 3, 159-164 (2013) 159 Information Sciences Letters An International Journal http://dx.doi.org/10.12785/isl/020305 A New network multiplier using modified high order encoder and optimized
More informationFIR Filter for Audio Signals Based on FPGA: Design and Implementation
American Scientific Research Journal for Engineering, Technology, and Sciences (ASRJETS) ISSN (Print) 2313-4410, ISSN (Online) 2313-4402 Global Society of Scientific Research and Researchers http://asrjetsjournal.org/
More informationIMPLEMENTING THE 10-BIT, 50MS/SEC PIPELINED ADC
98 CHAPTER 5 IMPLEMENTING THE 0-BIT, 50MS/SEC PIPELINED ADC 99 5.0 INTRODUCTION This chapter is devoted to describe the implementation of a 0-bit, 50MS/sec pipelined ADC with different stage resolutions
More informationCoherent Detection Gradient Descent Adaptive Control Chip
MEP Research Program Test Report Coherent Detection Gradient Descent Adaptive Control Chip Requested Fabrication Technology: IBM SiGe 5AM Design No: 73546 Fabrication ID: T57WAD Design Name: GDPLC Technology
More informationMulti-Channel Time Digitizing Systems
454 IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, VOL. 13, NO. 2, JUNE 2003 Multi-Channel Time Digitizing Systems Alex Kirichenko, Saad Sarwana, Deep Gupta, Irwin Rochwarger, and Oleg Mukhanov Abstract
More informationImproving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs
ISSUE: March 2016 Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs by Alex Dumais, Microchip Technology, Chandler, Ariz. With the consistent push for higher-performance
More informationCourse Outcome of M.Tech (VLSI Design)
Course Outcome of M.Tech (VLSI Design) PVL108: Device Physics and Technology The students are able to: 1. Understand the basic physics of semiconductor devices and the basics theory of PN junction. 2.
More informationBy Pierre Olivier, Vice President, Engineering and Manufacturing, LeddarTech Inc.
Leddar optical time-of-flight sensing technology, originally discovered by the National Optics Institute (INO) in Quebec City and developed and commercialized by LeddarTech, is a unique LiDAR technology
More informationChapter 1. Introduction
Chapter 1 Introduction Signals are used to communicate among human beings, and human beings and machines. They are used to probe the environment to uncover details of structure and state not easily observable,
More informationAn FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters
An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters Ali Arshad, Fakhar Ahsan, Zulfiqar Ali, Umair Razzaq, and Sohaib Sajid Abstract Design and implementation of an
More informationFunctional analysis of DSP blocks in FPGA chips for application in TESLA LLRF system
TESLA Report 23-29 Functional analysis of DSP blocks in FPGA chips for application in TESLA LLRF system Krzysztof T. Pozniak, Tomasz Czarski, Ryszard S. Romaniuk Institute of Electronic Systems, WUT, Nowowiejska
More informationImplementation of a waveform recovery algorithm on FPGAs using a zonal method (Hudgin)
1st AO4ELT conference, 07010 (2010) DOI:10.1051/ao4elt/201007010 Owned by the authors, published by EDP Sciences, 2010 Implementation of a waveform recovery algorithm on FPGAs using a zonal method (Hudgin)
More informationComparison Between Scrambled and X-Y Crosswire Readout Techniques
Comparison Between Scrambled and X-Y Crosswire When reading out a large number of detector elements, such as a multipixel SPM array, it is often desirable to use some form of multiplexing in order to reduce
More informationSpatially Resolved Backscatter Ceilometer
Spatially Resolved Backscatter Ceilometer Design Team Hiba Fareed, Nicholas Paradiso, Evan Perillo, Michael Tahan Design Advisor Prof. Gregory Kowalski Sponsor, Spectral Sciences Inc. Steve Richstmeier,
More informationAvailable online at ScienceDirect. Physics Procedia 73 (2015 )
Available online at www.sciencedirect.com ScienceDirect Physics Procedia 73 (2015 ) 246 250 4th International Conference Photonics and Information Optics, PhIOO 2015, 28-30 January 2015 MINACE filters:
More informationSECTION I - CHAPTER 2 DIGITAL IMAGING PROCESSING CONCEPTS
RADT 3463 - COMPUTERIZED IMAGING Section I: Chapter 2 RADT 3463 Computerized Imaging 1 SECTION I - CHAPTER 2 DIGITAL IMAGING PROCESSING CONCEPTS RADT 3463 COMPUTERIZED IMAGING Section I: Chapter 2 RADT
More informationENHANCING SPEED AND REDUCING POWER OF SHIFT AND ADD MULTIPLIER
ENHANCING SPEED AND REDUCING POWER OF SHIFT AND ADD MULTIPLIER 1 ZUBER M. PATEL 1 S V National Institute of Technology, Surat, Gujarat, Inida E-mail: zuber_patel@rediffmail.com Abstract- This paper presents
More informationCS302 - Digital Logic Design Glossary By
CS302 - Digital Logic Design Glossary By ABEL : Advanced Boolean Expression Language; a software compiler language for SPLD programming; a type of hardware description language (HDL) Adder : A digital
More informationSIMULATION OF NEURAL NETWORKS BY OPTICAL-PHOTOGR4PHIC METHODS. K. R. Shoulders
DIVISION OF ENGINEERING RESEARCH December 10, 1959 SIMULATION OF NEURAL NETWORKS BY OPTICAL-PHOTOGR4PHIC METHODS K. R. Shoulders A method of using photographic film and pin-hole optical wiring is proposed
More informationAn Optimized Implementation of CSLA and CLLA for 32-bit Unsigned Multiplier Using Verilog
An Optimized Implementation of CSLA and CLLA for 32-bit Unsigned Multiplier Using Verilog 1 P.Sanjeeva Krishna Reddy, PG Scholar in VLSI Design, 2 A.M.Guna Sekhar Assoc.Professor 1 appireddigarichaitanya@gmail.com,
More informationSystem demonstrator for board-to-board level substrate-guided wave optoelectronic interconnections
Header for SPIE use System demonstrator for board-to-board level substrate-guided wave optoelectronic interconnections Xuliang Han, Gicherl Kim, Hitesh Gupta, G. Jack Lipovski, and Ray T. Chen Microelectronic
More informationChannelization and Frequency Tuning using FPGA for UMTS Baseband Application
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application Prof. Mahesh M.Gadag Communication Engineering, S. D. M. College of Engineering & Technology, Dharwad, Karnataka, India Mr.
More informationDigital Electronics 8. Multiplexer & Demultiplexer
1 Module -8 Multiplexers and Demultiplexers 1 Introduction 2 Principles of Multiplexing and Demultiplexing 3 Multiplexer 3.1 Types of multiplexer 3.2 A 2 to 1 multiplexer 3.3 A 4 to 1 multiplexer 3.4 Multiplex
More informationDual-Function Detector Modulator Smart-Pixel Module
Dual-Function Detector Modulator Smart-Pixel Module A. V. Krishnamoorthy, T. K. Woodward, K. W. Goossen, J. A. Walker, S. P. Hui, B. Tseng, J. E. Cunningham, W. Y. Jan, F. E. Kiamilev, and D. A. B. Miller
More informationModule 6: Liquid Crystal Thermography Lecture 37: Calibration of LCT. Calibration. Calibration Details. Objectives_template
Calibration Calibration Details file:///g /optical_measurement/lecture37/37_1.htm[5/7/2012 12:41:50 PM] Calibration The color-temperature response of the surface coated with a liquid crystal sheet or painted
More informationDiffraction, Fourier Optics and Imaging
1 Diffraction, Fourier Optics and Imaging 1.1 INTRODUCTION When wave fields pass through obstacles, their behavior cannot be simply described in terms of rays. For example, when a plane wave passes through
More information