A Parallel Analog CCD/CMOS Signal Processor
|
|
- Madeline Weaver
- 5 years ago
- Views:
Transcription
1 A Parallel Analog CCD/CMOS Signal Processor Charles F. Neugebauer Amnon Yariv Department of Applied Physics California Institute of Technology Pasadena, CA Abstract A CCO based signal processing IC that computes a fully parallel single quadrant vector-matrix multiplication has been designed and fabricated with a 2j..un CCO/CMOS process. The device incorporates an array of Charge Coupled Devices (CCO) which hold an analog matrix of charge encoding the matrix elements. Input vectors are digital with 1-8 bit accuracy. 1 INTRODUCTION Vector-matrix multiplication (VMM) is often used in neural network theories to describe the aggregation of signals by neurons. An input vector encoding the activation levels of input neurons is multiplied by a matrix encoding the synaptic connection strengths to create an output vector. The analog VLSI architecture presented here has been devised to perfonn the vector-matrix multiplication using CCO technology. The architecture calculates a VMM in one clock cycle, an improvement over previous semiparallel devices (Agranat et al., 1988), (Chiang. 1990). This architecture is also useful for general signal processing applications where moderate resolution is required, such as image processing. As most neural models have robust behavior in the presence of noise and inaccuracies, analog VLSI offers the potential for highly compact neural circuitry. Analog multiplication circuitry can be made much smaller than its digital equivalent, offering substantial savings in power and IC size at the expense of limited accuracy and programmability. Oigitall/O, however, is desirable as it allows the use of standard memory and control circuits at the system level. The device presented here has digital input and analog output and elucidates all relevant perfonnance characteristics including 748
2 A Parallel Analog CCD/CMOS Signal Processor 749 accuracy, speed, power dissipation and charge retention of the VMM. In practice. on-chip charge domain AID converters are used for converting analog output signals to facilitate digital communication with off-chip devices. Matrix Charge I 2.. = -~ > - Q. 0 = I. I U. J Column Gate Input Vector Figure 1: Simplified Schematic of CID Vector Matrix Multiplier 2 ARCHITECTURE DESCRIPTION The vector-matrix multiplier consists of a matrix of CCD cells that resemble Charge Injection Device (CID) imager pixels in that one of the cell's gates is connected vertically from cell to cell fonning a column electrode while another gate is connected horizontally fonning a row electrode. The charge stored beneath the row and column gates encodes the matrix. A simplified schematic in Figure 1 shows the array organization. 2.1 BINARY VECTOR MATRIX MULTIPLICATION In its most basic configuration, the VMM circuit computes the product of a binary input vector, Uj' and an analog matrix of charge. The computation done by each CID cell in the matrix is a multiply-accumulate in which the charge, Qij' is multiplied by a binary input vector element, Uj' encoded on the column line and this product is summed with other products in the same row to fonn the vector product, Ii, on the row lines. Multiplication by a binary num ber is equivalent to adding or not adding the charge at a
3 750 Neugebauer and Yariv particular matrix element to its associated row line. The matrix element operation is shown in Figure 2 which displays a cross-section of one of the rows with the associated potential wells at different times in the computation. Matrix Charge V (out) L\ 1 Column Gate \ +lov OV i"",l",~""j"",. +10V V row R"",l",~""J2~~:!~ting) OV I IER~ V row+ Q/C l(floating) Y2ZlZi;ZZU~ QV22lZUA (c)....".".".".".. ".".".".". +10V V row+ Q/C rzz,laarwul2!:ting) (d) +10V OV Figure 2: CID Cell Operation In the initial state, prior to the VMM computation, the matrix of charges Qij is moved
4 A Parallel Analog CCO/CMOS Signal Processor 751 beneath the column electrodes by placing a positive voltage on all column lines, shown in Figure 2(a).. A positive voltage creates a deep potential well for electrons. At this point, the row lines are reset to a reference voltage, V row' by FETs Q 1 and then disconnected from the voltage source, shown in Figure 2(b). The computation occurs when the column lines are pulsed to a negative voltage corresponding to the input vector Uj' shown in Figure 2(c). The binary Uj is represented by a negative pulse on the jth column line if the element Uj is a binary 1, otherwise the column line is kept at the positive voltage. This causes the charges in the columns that correspond to binary l's in the input vector to be transferred to their respective row electrodes which thus experience a voltage change given by N-l Q.1Vi = L ijuj j=o Crow where N is the number of elements in the input vector and Crow is the total capacitance of the row electrode. Once the charge has been transferred, the column lines are reset to their original positive voltages 1, resulting in the potential diagram in Figure 2(d). The voltage changes on the row lines are then sampled and the matrix of charges are returned to the column electrodes in preparation for the next VMM by pulsing the row electrodes negative as in Figure 2(e). In this manner, a complete binary vector is multiplied by an analog matrix of charge in one CCD clock cycle. 3 DESIGN AND OPERATION The implementation of this architecture contains facilities for electronic loading of the matrix. Originally proposed as an optically loaded device (Agranat et al., 1988), the electronically loaded version has proven more reliable and consistent. 3.1 LOADING THE CCD ARRAY WITH MATRIX ELEMENTS The CCD matrix elements described above can be modified to operate as standard four phase CCD shift registers by simply adding another gate. The matrix cell is shown in Figure 3. The fabricated single quadrant cell size is 24J.l.m by 24J.lIl1 using a 2J.lIl1 minimum feature size CCD/CMOS process. More aggressive design rules in the same process can reduce this to 20J.lIl1 by 20J.un. These cells, when abutted with each other in a row, form a horizontal shift register which is used to load the matrix. Electronic loading of the matrix is accomplished in a fashion similar to CCD imagers. A fast CCD shift register running vertically is added along one side of the matrix which is loaded with one column of matrix charges from a single external analog data source. Once the fast shift register is loaded, it is transferred into the array by clocking the matrix electrodes to act as an array of horizontal shift registers, shown in Figure 3(a). This process is repeated until the entire matrix has been filled with charge. 1 Returning the column lines to their original voltage levels has the effect of canceling the effect of stray capacitive coupling between the row and column lines, since the net column voltage change is zero.
5 752 Neugebauer and Yariv Phasel Phase2 Phase3 Phase4 DC.,1 Column DC Row F- 1!1 1 r- 1 ~l~~$~$~ i~a;;;: 14====~------~r- (b) Figure 3: CID Cell Used to Load Matrix When the matrix has been loaded, the charge can be used for computation with two of the four gates at each matrix cell kept at constant potentials, shown in Figure 3(b). The computation process moves the charge repeatedly between two electrodes. Incomplete charge transfer, a problem with our previous architecture (Agranat et al., 1990), does not degrade perfonnance since any charge left behind under the column gates during computation is picked up on the next cycle, shown in Figure 2(e). Only dark current generation degrades the matrix charges during VMM, causing them to increase nonunifonnly. In order to limit the effects of dark current generation on the matrix precision, the matrix charge must be refreshed periodically. 3.2 FLOATING GATE ROW AMPLIFIERS In order to achieve better linearity when sensing charge, a floating gate amplifier is often used in CCD circuits. In the scheme described above, the induced voltage change of the row electrode significantly modifies its parasitic capacitance, resulting in a nonlinear voltage versus charge characteristic. To alleviate this problem, an operational amplifier with a capacitor in the feedback loop is added to each row line, shown in Figure 4. When
6 A Parallel Analog CCO/CMOS Signal Processor 753 charge is moved underneath the row line in the course of a VMM operation, the row voltage is kept constant by the action of the op-amp with an output voltage given by N-l Q U AVi=L ~ j=o Cf where Cf is the feedback capacitance. Reset Cf " Column Gate Figure 4: Linear Charge Sensing The feedback capacitor is a poly-poly structure with vastly improved linearity compared to the row capacitance. This enhancement also has the effect of speeding the row line summation due to the well known benefits of current mode transmission. In addition. the possibility of digitally selecting a feedback capacitor value by switching power-of-two sized capacitors into the feedback loops creates a practical means of controlling the gain of the output amplifiers, with the potential for significantly extending the dynamic range of the device. 3.3 DIGITAL INPUT BUFFER AND DIVIDE-BY-TWO CIRCUITRY Many applications such as image processing require multilevel input capability. This can easily be implemented by using the VMM circuitry in a bit-serial mode. The operation of the device is identical to the structure described above except that processing n-bit input precision requires n cycles of the device. Digital shift registers are added to each input column line that sequentially present the column lines with successively more significant bits of the input vector, shown in Figure 5. Using the notation u}n-i), which represents the binary vector formed by taking the nth bits of all the input elements, the first VMM done by the circuit is given by N-l Q"U(O) (0) ~ IJ j AV =.J 1 j=o Cf where AV i(o) is the output vector represented as voltage changes on the row lines. The row voltages are stored on large capacitors, CI, which are allowed to share charge with another set of equally sized capacitors, C2, effectively dividing the output vector by two.
7 754 Neugebauer and Yariv Reset Matrix Charge Row Line /' Cr ~ Column Gate -. Figure 5: Switched Capacitor Divide-By-Two Circuit The next most significant bit input vector, Uj(1), is then multiplied and creates another set of row voltage changes which are stored and shared to add another charge to the previously divided charge giving N-1 Q. -0(1) N-1 Q"U(O) out (1) _ ~ IJ j 1 ~ IJ j V -,.. +-,.. 1 j=o Cf 2 j =0 Cf where V iout( 1) is the voltage on C2 after two clock cycles. The process is repeated n times, effectively weighting each successive bit's data by the proper power of two factor giving a total output VOltage~Of N-l { ) ) N-1 v~ut (n-l) = 1 L Qi r. 2k-nut-1) =...L L QijDj Cf '=0 k=l Cfj=o after n clock cycles where Dj now represents the multivalued digital input vector. In this manner, multivalued input of n-bit precision can be processed where n is only limited by the analog accuracy of the components2. 4 EXPERIMENTAL RESULTS A number of VMM circuits have been fabricated implementing the architecture described above in a 2Jl.11l double-poly CCD/CMOS process. The largest circuit contains a 128x128 array of matrix elements. The matrix is loaded electronically through a single pin using the CCD shift register mode of the CID cell, shown in Figure 3. Matrix element mismatches due to threshold variations are avoided since all matrix elements are created by the same set of electrodes. A list of relevant system characteristics is given in Table 1. The matrix of charge is 2 If 4-bit input is required the device is simply clocked four times. Since the power of two scaling is divisive. the most significant bit is always given the same weighting regardless of the input word length.
8 A Parallel Analog CCD/CMOS Signal Processor 755 loaded in 4ms and needs to be refreshed every 20ms to retain acceptable weight accuracy at room temperature. giving a refresh overhead of 20%. A simple linear ftlter bank was loaded with a sinusoidal matrix and multiplied with a slowly chirped input signal to detennine the linearity and noise limits. Table 1: Experimental Results 5 SUMMARY Charge Transfer Efficiency Cell Size Bit Rate Refresh Time Noise Limits Linearity Power Consumption (excluding output drivers) Connections Per Second (binary input vectors) J.1ffi x 24 Jlffi 4 MHz 4ms 7 bits 5 bits <l00mw 6.4 x 1010 A CCD based vector matrix multiplication scheme has been developed that offers high speed and low power in addition to provisions for digital I/O. Intended for neural network and image processing applications. the architecture is intended to integrate well into digital environments. Acknowledgements This work was supported by a grant from the U.S. Army Center for Signals Warfare. Rererences A. Agranat. C. F. Neugebauer and A. Yariv. (1988) Parallel Optoelectronic Realization of Neural Network Models Using CID Technology. Applied Optics 27 : A. Agranat. C. F. Neugebauer. R.D. Nelson and A. Yariv. (1990) The CCD Neural Processor: A Neural Integrated Circuit with 65,536 Programmable Analog Synapses. IEEE Trans. on Circuits and Systems 37 : A. M. Chiang. (1990) A CCD Programmable Signal Processor. IEEE Journal of Solid State Circuits 25 :
Stochastic Mixed-Signal VLSI Architecture for High-Dimensional Kernel Machines
Stochastic Mixed-Signal VLSI Architecture for High-Dimensional Kernel Machines Roman Genov and Gert Cauwenberghs Department of Electrical and Computer Engineering Johns Hopkins University, Baltimore, MD
More informationA New Capacitive Sensing Circuit using Modified Charge Transfer Scheme
78 Hyeopgoo eo : A NEW CAPACITIVE CIRCUIT USING MODIFIED CHARGE TRANSFER SCHEME A New Capacitive Sensing Circuit using Modified Charge Transfer Scheme Hyeopgoo eo, Member, KIMICS Abstract This paper proposes
More informationMemory Basics. historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities
Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for
More informationSupplementary Figures
Supplementary Figures Supplementary Figure 1. The schematic of the perceptron. Here m is the index of a pixel of an input pattern and can be defined from 1 to 320, j represents the number of the output
More informationCHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations
CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence
More informationNew Current-Sense Amplifiers Aid Measurement and Control
AMPLIFIER AND COMPARATOR CIRCUITS BATTERY MANAGEMENT CIRCUIT PROTECTION Mar 13, 2000 New Current-Sense Amplifiers Aid Measurement and Control This application note details the use of high-side current
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationDigital-Analog Hybrid Synapse Chips for Electronic Neural Networks
Digital-Analog Hybrid Synapse Chips for Electronic Neural Networks 769 Digital-Analog Hybrid Synapse Chips for Electronic Neural Networks A Moopenn, T. Duong, and AP. Thakoor Center for Space Microelectronics
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationNext Mask Set Reticle Design
Next Mask Set Reticle Design 4.9mm 1.6mm 4.9mm Will have three Chip sizes. Slices go through completely the re;cle. 1 1mm x 1mm die per reticle 8 1mm x 4.9mm die per reticle 16 4.9mm x 4.9mm die per reticle
More informationImplementation of Pixel Array Bezel-Less Cmos Fingerprint Sensor
Article DOI: 10.21307/ijssis-2018-013 Issue 0 Vol. 0 Implementation of 144 64 Pixel Array Bezel-Less Cmos Fingerprint Sensor Seungmin Jung School of Information and Technology, Hanshin University, 137
More informationCMOS High Speed A/D Converter Architectures
CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationIT FR R TDI CCD Image Sensor
4k x 4k CCD sensor 4150 User manual v1.0 dtd. August 31, 2015 IT FR 08192 00 R TDI CCD Image Sensor Description: With the IT FR 08192 00 R sensor ANDANTA GmbH builds on and expands its line of proprietary
More informationDESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM
DESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM 1 Mitali Agarwal, 2 Taru Tevatia 1 Research Scholar, 2 Associate Professor 1 Department of Electronics & Communication
More informationUNIT-II LOW POWER VLSI DESIGN APPROACHES
UNIT-II LOW POWER VLSI DESIGN APPROACHES Low power Design through Voltage Scaling: The switching power dissipation in CMOS digital integrated circuits is a strong function of the power supply voltage.
More informationSTA1600LN x Element Image Area CCD Image Sensor
ST600LN 10560 x 10560 Element Image Area CCD Image Sensor FEATURES 10560 x 10560 Photosite Full Frame CCD Array 9 m x 9 m Pixel 95.04mm x 95.04mm Image Area 100% Fill Factor Readout Noise 2e- at 50kHz
More informationOption 1: A programmable Digital (FIR) Filter
Design Project Your design project is basically a module filter. A filter is basically a weighted sum of signals. The signals (input) may be related, e.g. a delayed versions of each other in time, e.g.
More informationThe Application of neumos Transistors to Enhanced Built-in Self-Test (BIST) and Product Quality
The Application of neumos Transistors to Enhanced Built-in Self-Test (BIST) and Product Quality R. Nicholson, A. Richardson Faculty of Applied Sciences, Lancaster University, Lancaster, LA1 4YR, UK. Abstract
More informationISSN: [Pandey * et al., 6(9): September, 2017] Impact Factor: 4.116
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY A VLSI IMPLEMENTATION FOR HIGH SPEED AND HIGH SENSITIVE FINGERPRINT SENSOR USING CHARGE ACQUISITION PRINCIPLE Kumudlata Bhaskar
More information8-Bit, high-speed, µp-compatible A/D converter with track/hold function ADC0820
8-Bit, high-speed, µp-compatible A/D converter with DESCRIPTION By using a half-flash conversion technique, the 8-bit CMOS A/D offers a 1.5µs conversion time while dissipating a maximum 75mW of power.
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationAnalog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016
Analog I/O ECE 153B Sensor & Peripheral Interface Design Introduction Anytime we need to monitor or control analog signals with a digital system, we require analogto-digital (ADC) and digital-to-analog
More information1 A1 PROs. Ver0.1 Ai9943. Complete 10-bit, 25MHz CCD Signal Processor. Features. General Description. Applications. Functional Block Diagram
1 A1 PROs A1 PROs Ver0.1 Ai9943 Complete 10-bit, 25MHz CCD Signal Processor General Description The Ai9943 is a complete analog signal processor for CCD applications. It features a 25 MHz single-channel
More informationCharge-integrating organic heterojunction
In the format provided by the authors and unedited. DOI: 10.1038/NPHOTON.2017.15 Charge-integrating organic heterojunction Wide phototransistors dynamic range for organic wide-dynamic-range heterojunction
More informationDIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N
DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic CONTENTS PART I: THE FABRICS Chapter 1: Introduction (32 pages) 1.1 A Historical
More informationA Low-Power SRAM Design Using Quiet-Bitline Architecture
A Low-Power SRAM Design Using uiet-bitline Architecture Shin-Pao Cheng Shi-Yu Huang Electrical Engineering Department National Tsing-Hua University, Taiwan Abstract This paper presents a low-power SRAM
More informationFigure 4.1 Vector representation of magnetic field.
Chapter 4 Design of Vector Magnetic Field Sensor System 4.1 3-Dimensional Vector Field Representation The vector magnetic field is represented as a combination of three components along the Cartesian coordinate
More informationOn Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI
ELEN 689 606 Techniques for Layout Synthesis and Simulation in EDA Project Report On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital
More informationUltra-high resolution 14,400 pixel trilinear color image sensor
Ultra-high resolution 14,400 pixel trilinear color image sensor Thomas Carducci, Antonio Ciccarelli, Brent Kecskemety Microelectronics Technology Division Eastman Kodak Company, Rochester, New York 14650-2008
More informationCONVENTIONAL design of RSFQ integrated circuits
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, VOL. 19, NO. 3, JUNE 2009 1 Serially Biased Components for Digital-RF Receiver Timur V. Filippov, Anubhav Sahu, Saad Sarwana, Deepnarayan Gupta, and Vasili
More informationA 1.3 Megapixel CMOS Imager Designed for Digital Still Cameras
A 1.3 Megapixel CMOS Imager Designed for Digital Still Cameras Paul Gallagher, Andy Brewster VLSI Vision Ltd. San Jose, CA/USA Abstract VLSI Vision Ltd. has developed the VV6801 color sensor to address
More informationThe Design and Characterization of an 8-bit ADC for 250 o C Operation
The Design and Characterization of an 8-bit ADC for 25 o C Operation By Lynn Reed, John Hoenig and Vema Reddy Tekmos, Inc. 791 E. Riverside Drive, Bldg. 2, Suite 15, Austin, TX 78744 Abstract Many high
More informationReference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering
FPGA Fabrics Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 CPLD / FPGA CPLD Interconnection of several PLD blocks with Programmable interconnect on a single chip Logic blocks executes
More informationEFFICIENT DRIVER DESIGN FOR AMOLED DISPLAYS
EFFICIENT DRIVER DESIGN FOR AMOLED DISPLAYS CH. Ganesh and S. Satheesh Kumar Department of SENSE (VLSI Design), VIT University, Vellore India E-Mail: chokkakulaganesh@gmail.com ABSTRACT The conventional
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 24: Peripheral Memory Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11
More informationA Three-Port Adiabatic Register File Suitable for Embedded Applications
A Three-Port Adiabatic Register File Suitable for Embedded Applications Stephen Avery University of New South Wales s.avery@computer.org Marwan Jabri University of Sydney marwan@sedal.usyd.edu.au Abstract
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationHigh-side Current Sensing Techniques for the isppac-powr1208
February 2003 Introduction Application Note AN6049 The isppac -POWR1208 provides a single-chip integrated solution to power supply monitoring and sequencing problems. Figure 1 shows a simplified functional
More informationSingle-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,
More informationEE 210 Lab Exercise #5: OP-AMPS I
EE 210 Lab Exercise #5: OP-AMPS I ITEMS REQUIRED EE210 crate, DMM, EE210 parts kit, T-connector, 50Ω terminator, Breadboard Lab report due at the ASSIGNMENT beginning of the next lab period Data and results
More informationPerformance of Revised TVC Circuit. PSD8C Version 2.0. Dr. George L. Engel
Performance of Revised TVC Circuit PSD8C Version 2. Dr. George L. Engel May, 21 I) Introduction This report attempts to document the performance of the revised TVC circuit. The redesign tried to correct
More informationAnalytical Chemistry II
Analytical Chemistry II L3: Signal processing (selected slides) Semiconductor devices Apart from resistors and capacitors, electronic circuits often contain nonlinear devices: transistors and diodes. The
More informationSingle Transistor Learning Synapses
Single Transistor Learning Synapses Paul Hasler, Chris Diorio, Bradley A. Minch, Carver Mead California Institute of Technology Pasadena, CA 91125 (818) 395-2812 paul@hobiecat.pcmp.caltech.edu Abstract
More informationTHE USE of multibit quantizers in oversampling analogto-digital
966 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 12, DECEMBER 2010 A New DAC Mismatch Shaping Technique for Sigma Delta Modulators Mohamed Aboudina, Member, IEEE, and Behzad
More informations(t) s(t-dt) s(t-2dt) s(t-3dt) s(t-ndt) s(t)
Programmable Filter: Your Design Project Description Design a programmable filter bank: Your chip receives one or more external input signals (x), and outputs several signal outputs (y). Include programming
More informationPROGRAMMABLE ANALOG PULSE-FIRING NEURAL NETWORKS
671 PROGRAMMABLE ANALOG PULSE-FIRING NEURAL NETWORKS Alan F. Murray Alister Hamilton Dept. of Elec. Eng., Dept. of Elec. Eng., University of Edinburgh, University of Edinburgh, Mayfield Road, Mayfield
More informationLecture 12 Memory Circuits. Memory Architecture: Decoders. Semiconductor Memory Classification. Array-Structured Memory Architecture RWM NVRWM ROM
Semiconductor Memory Classification Lecture 12 Memory Circuits RWM NVRWM ROM Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Reading: Weste Ch 8.3.1-8.3.2, Rabaey
More informationWaveform Generators and Special function ICs UNIT-V
Waveform Generators and Special function ICs UNIT-V There are basically two kinds of IC voltage regulators: Multipin type, e.g. LM723C 3-pin type, e.g. 78/79XX Multipin regulators are less popular
More informationPutting It All Together: Computer Architecture and the Digital Camera
461 Putting It All Together: Computer Architecture and the Digital Camera This book covers many topics in circuit analysis and design, so it is only natural to wonder how they all fit together and how
More informationChapter 2 Signal Conditioning, Propagation, and Conversion
09/0 PHY 4330 Instrumentation I Chapter Signal Conditioning, Propagation, and Conversion. Amplification (Review of Op-amps) Reference: D. A. Bell, Operational Amplifiers Applications, Troubleshooting,
More informationThe Use of CCD Correlators in a Spread Spectrum Communications Example. TRW Systems Group, Consultant
The Use of CCD Correlators in a Spread Spectrum Communications Example T. A. Zimmerman TRW Systems Group R. W. Bower TRW Systems Group, Consultant ABSTRACT The general design of a digital programmable
More informationSno Projects List IEEE. High - Throughput Finite Field Multipliers Using Redundant Basis For FPGA And ASIC Implementations
Sno Projects List IEEE 1 High - Throughput Finite Field Multipliers Using Redundant Basis For FPGA And ASIC Implementations 2 A Generalized Algorithm And Reconfigurable Architecture For Efficient And Scalable
More informationYet, many signal processing systems require both digital and analog circuits. To enable
Introduction Field-Programmable Gate Arrays (FPGAs) have been a superb solution for rapid and reliable prototyping of digital logic systems at low cost for more than twenty years. Yet, many signal processing
More informationPROGRAMMABLE ASIC INTERCONNECT
PROGRAMMABLE ASIC INTERCONNECT The structure and complexity of the interconnect is largely determined by the programming technology and the architecture of the basic logic cell The first programmable ASICs
More informationACURRENT reference is an essential circuit on any analog
558 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 2, FEBRUARY 2008 A Precision Low-TC Wide-Range CMOS Current Reference Guillermo Serrano, Member, IEEE, and Paul Hasler, Senior Member, IEEE Abstract
More informationREADOUT TECHNIQUES FOR DRIFT AND LOW FREQUENCY NOISE REJECTION IN INFRARED ARRAYS
READOUT TECHNIQUES FOR DRIFT AND LOW FREQUENCY NOISE REJECTION IN INFRARED ARRAYS Finger 1, G, Dorn 1, R.J 1, Hoffman, A.W. 2, Mehrgan, H. 1, Meyer, M. 1, Moorwood A.F.M. 1 and Stegmeier, J. 1 1) European
More informationNumber of Lessons:155 #14B (P) Electronics Technology with Digital and Microprocessor Laboratory Completion Time: 42 months
PROGRESS RECORD Study your lessons in the order listed below. Number of Lessons:155 #14B (P) Electronics Technology with Digital and Microprocessor Laboratory Completion Time: 42 months 1 2330A Current
More informationA new class AB folded-cascode operational amplifier
A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir
More informationSTA3600A 2064 x 2064 Element Image Area CCD Image Sensor
ST600A 2064 x 2064 Element Image Area CCD Image Sensor FEATURES 2064 x 2064 CCD Image Array 15 m x 15 m Pixel 30.96 mm x 30.96 mm Image Area Near 100% Fill Factor Readout Noise Less Than 3 Electrons at
More informationA-D and D-A Converters
Chapter 5 A-D and D-A Converters (No mathematical derivations) 04 Hours 08 Marks When digital devices are to be interfaced with analog devices (or vice a versa), Digital to Analog converter and Analog
More informationUNCLASSIFlED CCD FOCAL PLANE IMAGE PROCESSING. 14 November 1988
UNCLASSIFlED To appear in Proc. 1988 Conf. Pattern Recognition for Adv. Missile Systems Huntsville, AL Nov 1988 CCD FOCAL PLANE IMAGE PROCESSING 14 November 1988 Eric R. Fossum Department of Electrical
More informationLow-Power Realization of FIR Filters Using Current-Mode Analog Design Techniques
Low-Power Realization of FIR Filters Using Current-Mode Analog Design Techniques Venkatesh Srinivasan, Gail Rosen and Paul Hasler School of Electrical and Computer Engineering Georgia Institute of Technology,
More informationDesign and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing
Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing N.Rajini MTech Student A.Akhila Assistant Professor Nihar HoD Abstract This project presents two original implementations
More information229. TWO CLASSES OF CHARGE TRANSFER DEVICES FOR SIGNAL PROCESSING
229. TWO CLASSES OF CHARGE TRANSFER DEVICES FOR SIGNAL PROCESSING R. D. Baertsch, W. E. Engeler, H. s. Goldberg, c. M. Puckette, J. J. Tiemann* ABSTRACT Charge transfer devices offer new opportunities
More informationLSI and Circuit Technologies for the SX-8 Supercomputer
LSI and Circuit Technologies for the SX-8 Supercomputer By Jun INASAKA,* Toshio TANAHASHI,* Hideaki KOBAYASHI,* Toshihiro KATOH,* Mikihiro KAJITA* and Naoya NAKAYAMA This paper describes the LSI and circuit
More informationCapacitive Touch Sensing Tone Generator. Corey Cleveland and Eric Ponce
Capacitive Touch Sensing Tone Generator Corey Cleveland and Eric Ponce Table of Contents Introduction Capacitive Sensing Overview Reference Oscillator Capacitive Grid Phase Detector Signal Transformer
More informationDesign of Low Power Reduced Area Cyclic DAC
Design of Low Power Reduced Area Cyclic DAC Laya Surendran E K Mtech student, Dept. of Electronics and Communication Rajagiri School of Engineering & Technology Cochin, India Rony P Antony Asst. Professor,
More informationISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8
ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8 10.8 10Gb/s Limiting Amplifier and Laser/Modulator Driver in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi Electrical Engineering
More informationDigital Controller Chip Set for Isolated DC Power Supplies
Digital Controller Chip Set for Isolated DC Power Supplies Aleksandar Prodic, Dragan Maksimovic and Robert W. Erickson Colorado Power Electronics Center Department of Electrical and Computer Engineering
More informationThis paper is part of the following report: UNCLASSIFIED
UNCLASSIFIED Defense Technical Information Center Compilation Part Notice ADPO 11304 TITLE: VGS Compensation Source Follower for the LTPS TFT LCD Data Driver Output Buffer DISTRIBUTION: Approved for public
More informationDesign A Redundant Binary Multiplier Using Dual Logic Level Technique
Design A Redundant Binary Multiplier Using Dual Logic Level Technique Sreenivasa Rao Assistant Professor, Department of ECE, Santhiram Engineering College, Nandyala, A.P. Jayanthi M.Tech Scholar in VLSI,
More informationDESIGNING powerful and versatile computing systems is
560 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 5, MAY 2007 Variation-Aware Adaptive Voltage Scaling System Mohamed Elgebaly, Member, IEEE, and Manoj Sachdev, Senior
More informationANALOG SIGNAL PROCESSING ON A RECONFIGURABLE PLATFORM
ANALOG SIGNAL PROCESSING ON A RECONFIGURABLE PLATFORM A Thesis Presented to The Academic Faculty By Craig R. Schlottmann In Partial Fulfillment of the Requirements for the Degree Master of Science in Electrical
More informationRealization of a ROIC for 72x4 PV-IR detectors
Realization of a ROIC for 72x4 PV-IR detectors Huseyin Kayahan, Arzu Ergintav, Omer Ceylan, Ayhan Bozkurt, Yasar Gurbuz Sabancı University Faculty of Engineering and Natural Sciences, Tuzla, Istanbul 34956
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More informationConfiguring the MAX3861 AGC Amp as an SFP Limiting Amplifier with RSSI
Design Note: HFDN-22. Rev.1; 4/8 Configuring the MAX3861 AGC Amp as an SFP Limiting Amplifier with RSSI AVAILABLE Configuring the MAX3861 AGC Amp as an SFP Limiting Amplifier with RSSI 1 Introduction As
More informationDifferential Amp DC Analysis by Robert L Rauck
Differential Amp DC Analysis by Robert L Rauck Amplifier DC performance is affected by a variety of Op Amp characteristics. Not all of these factors are commonly well understood. This analysis will develop
More informationAnalysis and Simulation of CTIA-based Pixel Reset Noise
Analysis and Simulation of CTIA-based Pixel Reset Noise D. A. Van Blerkom Forza Silicon Corporation 48 S. Chester Ave., Suite 200, Pasadena, CA 91106 ABSTRACT This paper describes an approach for accurately
More informationEL4089 and EL4390 DC Restored Video Amplifier
EL4089 and EL4390 DC Restored Video Amplifier Application Note AN1089.1 Authors: John Lidgey, Chris Toumazou and Mike Wong The EL4089 is a complete monolithic video amplifier subsystem in a single 8-pin
More informationDesign Of A Comparator For Pipelined A/D Converter
Design Of A Comparator For Pipelined A/D Converter Ms. Supriya Ganvir, Mr. Sheetesh Sad ABSTRACT`- This project reveals the design of a comparator for pipeline ADC. These comparator is designed using preamplifier
More informationASWITCHED CAPACITOR BASED SINGLETON FUZZY CONTROLLER
ASWITHED APAITOR BASED SINGLETON FUZZY ONTROLLER I. Baturone, S. Sánchez Solano, A. Barriga, J.L.Huertas. Instituto de Microelectrónica de Sevilla - entro Nacional de Microelectrónica Avda. Reina Mercedes
More informationA 1Mjot 1040fps 0.22e-rms Stacked BSI Quanta Image Sensor with Cluster-Parallel Readout
A 1Mjot 1040fps 0.22e-rms Stacked BSI Quanta Image Sensor with Cluster-Parallel Readout IISW 2017 Hiroshima, Japan Saleh Masoodian, Jiaju Ma, Dakota Starkey, Yuichiro Yamashita, Eric R. Fossum May 2017
More informationHigh Speed Low Power Noise Tolerant Multiple Bit Adder Circuit Design Using Domino Logic
High Speed Low Power Noise Tolerant Multiple Bit Adder Circuit Design Using Domino Logic M.Manikandan 2,Rajasri 2,A.Bharathi 3 Assistant Professor, IFET College of Engineering, Villupuram, india 1 M.E,
More informationNEW CIRCUIT TECHNIQUES AND DESIGN METHODES FOR INTEGRATED CIRCUITS PROCESSING SIGNALS FROM CMOS SENSORS
11 NEW CIRCUIT TECHNIQUES ND DESIGN METHODES FOR INTEGRTED CIRCUITS PROCESSING SIGNLS FROM CMOS SENSORS Paul ULPOIU *, Emil SOFRON ** * Texas Instruments, Dallas, US, Email: paul.vulpoiu@gmail.com ** University
More informationA design of 16-bit adiabatic Microprocessor core
194 A design of 16-bit adiabatic Microprocessor core Youngjoon Shin, Hanseung Lee, Yong Moon, and Chanho Lee Abstract A 16-bit adiabatic low-power Microprocessor core is designed. The processor consists
More informationWITH the rapid evolution of liquid crystal display (LCD)
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 2, FEBRUARY 2008 371 A 10-Bit LCD Column Driver With Piecewise Linear Digital-to-Analog Converters Chih-Wen Lu, Member, IEEE, and Lung-Chien Huang Abstract
More informationA New High Speed Low Power Performance of 8- Bit Parallel Multiplier-Accumulator Using Modified Radix-2 Booth Encoded Algorithm
A New High Speed Low Power Performance of 8- Bit Parallel Multiplier-Accumulator Using Modified Radix-2 Booth Encoded Algorithm V.Sandeep Kumar Assistant Professor, Indur Institute Of Engineering & Technology,Siddipet
More informationDesign and Implementation of Truncated Multipliers for Precision Improvement and Its Application to a Filter Structure
Vol. 2, Issue. 6, Nov.-Dec. 2012 pp-4736-4742 ISSN: 2249-6645 Design and Implementation of Truncated Multipliers for Precision Improvement and Its Application to a Filter Structure R. Devarani, 1 Mr. C.S.
More informationLecture 15. Lecture 15
Lecture 15 Charge coupled device (CCD) The basic CCD is composed of a linear array of MOS capacitors. It functions as an analog memory and shift register. The operation is indicated in the diagram below:
More informationSynchronous Mirror Delays. ECG 721 Memory Circuit Design Kevin Buck
Synchronous Mirror Delays ECG 721 Memory Circuit Design Kevin Buck 11/25/2015 Introduction A synchronous mirror delay (SMD) is a type of clock generation circuit Unlike DLLs and PLLs an SMD is an open
More informationA Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop
A Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop Seong-Jin An 1 and Young-Shig Choi 2 Department of Electronic Engineering, Pukyong National University
More informationNew York, New York circuits. A test vehicle consisting of 8, 32 and 96-stage delay lines
Wire transfer of charge packets for on chip CCD signal processing Eric R. Fossum Department of Electrical Engineering Columbia University New York, New York 10027 ABSTRACT A structure for the virtual transfer
More informationLecture 6: Digital/Analog Techniques
Lecture 6: Digital/Analog Techniques The electronics signals that we ve looked at so far have been analog that means the information is continuous. A voltage of 5.3V represents different information that
More informationAn Introduction to CCDs. The basic principles of CCD Imaging is explained.
An Introduction to CCDs. The basic principles of CCD Imaging is explained. Morning Brain Teaser What is a CCD? Charge Coupled Devices (CCDs), invented in the 1970s as memory devices. They improved the
More informationDESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS
DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,
More informationCCD1600A Full Frame CCD Image Sensor x Element Image Area
- 1 - General Description CCD1600A Full Frame CCD Image Sensor 10560 x 10560 Element Image Area General Description The CCD1600 is a 10560 x 10560 image element solid state Charge Coupled Device (CCD)
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationCMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique
CMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique 1 Shailika Sharma, 2 Himani Mittal, 1.2 Electronics & Communication Department, 1,2 JSS Academy of Technical Education,Gr. Noida,
More information