OBSOLETE -.. ANALOG W DEVICES. Wideband, Fast-SettlingFET-InputOpAmp

Transcription

1 -.. ANALOG W DEVCES Wideband, Fast-SettlingFET-nputOpAmp FEATURES Very High Slew Rate: 1V/1S Fast Settling: 15ns max to to.5% Gain Bandwidth Product: 1.7GH typical High Output Current: 1mA = 1V Full Differential nput PRODUCT DESCRPTON The AD3554 is a FET-input, hybrid operational amplifier that features an excellent combination of high slew rate, fast settling time and large gain-bandwidth product. The AD3554 has a full differential input with matched inpu t FETs for low offset voltage. The AD3554 can supply t1ma at 1..\lolts. The slew rate is 1V1s minimum; 12V1s is typical. Settling time to to.5% of final value is only 15ns when configured as an inverting amplifier. The user can optimie the combination of bandwidth, slew rate, and settling time for a particular application by selecting the external compensation capacitor. The AD 3554 is recommended for any operational amplifier application where speed and bandwidth are important considerations. The high slew rate and fast settling time make the AD3 554 an excellent choice for use in fast D A converters, fast current amplifiers, integrators, waveform generators and multiplexer buffers. The AD3554 is available in three versions: the A and B are specified over the -25 C to +85 C temperature range and S over the -55 C to +125 C operating temperature range. All devices are packaged in the hermetically-sealed TO-3 style metal can. The AD3554 is a pin-compatible replacement for 3554 devices from other manufacturers. PRODUCT HGHLGHTS 1. The high slew rate (looovll1smin) and fast settling time to.1% (25 Ons max) make the AD 3554 ideal for DA, AD, sample-hold, and video instrumentation circuits. 2. Laser trimming techniques reduce initial offset voltage to as low as 1mV max (AD3554B), thus eliminating the need for external nulling in many applications. 3. Very high gain-bandwidth product (1.7GH typical at A = 1) makes the AD3554 an ideal choice for high frequency amplifier applications. 4. FET inputs result in a low bias current (5pA max, lopa typ) in a high gain-bandwidth product operational amplifier. 5. Full differential input makes the AD3554 ideal for all standard operational amplifier applications such as high speed integrators, differentiators, and high gain amplifiers. 6. The 1mA at 1V output makes the AD3554 suitable for many applications that require high output power, such as cable drivers. The capacitance of coaxial cable (e.g., 29pF/foot for RG-58) does not load the AD3554 when the coaxial cable or transmission line is terminated in its characteristic impedance. - nformation furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Route 1 ndustrial Park; P.O. Box 28; Norwood, Mass. 262 Tel: 617/ WX: 71/ West Coast Mid-West Texas 714/ / /

2 SPECFCATONS TCASE = +25 C and Vs = :t15v dc unless otherwise specified) MODEL OPEN LOOP GAN No Load RL = loon OUTPUT CHARACTERSTCS Voltage@ 1 = :tooma Ou tpu t Resistance, Open f = 1MH Vo = :':OV FREQUENCY RESPONSE Bandwidth (OdB, Small Signal, CF = )2 Gain-Bandwidth Product, CF = G = lovv G = 1OVV G = 1VV Full Power Bandwidth, CF =, Vo = 2V p-p, RL = loon Slew Rate, CF =, Vo = 2V p-p, RL = loon Settling Time, A = -1, to :':1% to :':.1% to :':.5% to:':o.ol% NPUT OFFSET VOLTAGE nitial Offset vs. Temperature vs. Supply, TA = min to max NP UTBTASCURRENT Either nput3 nitial Difference vs. Supply Voltage NPUT-iMPEDANCE' Differential Common Mode NPUT VOLTAGE RANGE Max Safe nput Voltage Common Mode Common Mode Rejection, VCM = +7V, -1V POWER SUPPLY Rated Performance Operating Quiescent Current NPUT NOSE2 Voltage, fo = 1H fa = 1H fa = 1H fa = 1kH fa = 1kH fa = 1kH fa = 1MH fb =.3H to 1H fb = 1H to 1MH Current, fb = 3H to 1H fb = 1H to 1MH TEMPERATURE RANGE Operating, Rated Performance Storage PACKAGE (TO.3 Style) PRCES (1-24) (25-99) (1+ ) NOTES AD3554AM 16dB (loodb min) 96dB (9dB min) :':llv (:tov min) 2n :':125mA (:tooma min) 9MH (7MH min) 225MH (l5mh min) 72SMH (42SMH min) 17MH (looomh min) 19MH (l6mh min) 12V/ls (looov/ls min) 6ns 12ns 14ns (lsons max) 2oons (2Sns max).5mv (2.mV max) 2/lV/C (5/lV/oC max) 8/lVV (3/lVN max) lopa (5pA max) 2pA (lopa max) 1pAN 111 nll2pf loll nll2pf :':VCC :':( V cc 1-4 ) 78dB (6dB min) :':15V :':(7 to 18)V 28mA (45mA max) 12SnV/VH (4SnV/yH max) 5nV VH (l6nv VH max) 2SnV/VH (9nV/VH max) 15nV/VH (SOnV/VH max) 1nV/YH (3SnV/YfiZ max) 8nV/.JHZ (2SnV/v'H max) 7nV/VH (2SnV/yH max) 2/lV p'p (7/lV pop max) 8/lV rds (25/lV rms max) 4SfA pop 2pA rds -2SC to +8SoC -6SoC to +ls C AD3S54AM $73. $59. $47.5 'The AD3554SM is available fully screened to the requirements of ML-STD-883B. Order part number AD3554SM/883B. 'These parameters are untested and not guaranteed. This specification is established to a 9% confidence level. 'Bias Current specifications are guaranteed maximum at either input at TCASE = +25 C. For higher temperatures, the current doubles every WOC. AD3554BM.2mV (l.omv max) 8/lV/C (l5/lv/c max) AD3554BM $83.5 $66.5 $56. 'Specifications same as AD3554AM. Specifications same as AD3554BM. Specifications subject to change without notice. AD3554SM! 12/lV -55 C AD3554SM $97.5 $78. $66. / C (25/lV / C max) to +125 C ? -

3 ' 8 :' <': w a 1 1k 1k look 1M 1M 1M lk lok look look 1M 1M 1 Figure 1. Open Loop Frequency Response (Voltage Gain) Figure 2. Open Loop Frequency Response (Phase Shift) 14 '!i 12 2' j 8 6 t. COMPENSATON 12 1 C 8 Figure 3. Output Voltage vs. Frequency Figure 4. 2 CAPACTOR Cc - pf Slew Rate vs. Compensation 4 u Ol 1 1 Figure 5. Recommended Compensation Capacitor vs. Closed Loop Gain 2 ol CLOSED LOOP GAN - -vlv Figure 6. Settling Time vs. Closed Loa Gain (Circuit of Figure 18A)., 15 NPUT 1 ' 5 OUT R, =1 Cc 2pF a 5 2 SETTLNG TME -, Figure 7. Settling Time vs. Output Voltage Change (Circuit of Figure 18A) Figure 8. Voltage Follower Large Signal Response Figure 9. Voltage Follower Smal Signal Response c: 9 TA 25C R, lok SUPPL Y VOLTAGE -;v ::: 5 SLEW RATE SUPPLYVOlTAGE-,V 1.S g.5 SETTLNG -75-2S '2S 5 TEMPERATURE-c TME Figure 1. Open Loop Gain vs. Supply Voltage Figure 11. Dynamic Characteristics vs. Supply Voltage Figure 12. Dynamic Characteristh vs. Temperature )

4 V; 1 1 ' 8 ' ' 2 1i i6 4 ' 1i 2 i6! 4 15 u 2 OL TEMPERATURE- c k Ok look FREDUENCY - H, 1M 1M 1k 1k look 1M 1M 1M Figure 13. Power Dissipation vs. Temperature Figure 14. PSRR vs. Frequency Figure 15. CMRR vs. Frequency 1 4 ' 9 Z :=: 8 ' 7 u 15 6 <{ E!2! 3 = 2 :; CDMMON MODE NPUT VOL TAGE - V SUPPLYVOLTAGE-'V Figure 16. Common Mode Rejection vs. nput Voltage 1k lk VERROR NPUT BNC COMMON V,N Figure 17. Quiescent Supply Current vs. Supply Voltage D2 HP SCHOTTKY DODES A'N 3k AF 3k NPUT Rp RL k1l3k 1 OUTPUT Ad \1-15V CLOSED LOOP GAN S 1 + AN RP -15V +15V OUTPUT PAOBE TP TEST JACK MALE BNC CONNECTOAS PLUG DAECTLY NTO TEKTADNX 7ABPLUGN Figure 18A. Settling Time Test Circuit Schematic Figure 188. Settling Time Test Circuit Layout Figure 18C. Unity Gain nverter Settling Time.A-

5 ' H UL\..' UH;; 11 V V'-lWH1Vl UUC: LV lll:rc:a:sc:u pnnc:u circuit board capacitance. COMPENSA non The user can optimie the bandwidth, slew rate, or settling time by selecting the external frequency compensation capacitor. No compensation capacitor is required for closed loop gains above 5 and when the load capacitance is less than 1OOpF. When driving capacitive loads greater than 4 7pF, in low closed loop gain configurations, connect a 1pF capacitor between pin 8 and the positive supply. The performance may be improved by connecting a small resistor in series with the output and a small capacitor from pin 1 to 5. See Typical Circuits. The flat high frequency response of the AD3554 may be preserved and any high frequency peaking avoided by connecting a small capacitor in parallel with the feedback resistor. This capacitor will compensate for the closed loop, high frequency, transfer function ero that results from the time constant formed by the input capacitance of the amplifier, typically 2pF, and the input and feedback resistors. Using small resistor values will keep the break frequency of this ero sufficiently high, avoiding peaking and preserving the phase margin. VN Figure 19. Unity Gain nverter +Vs 2pF 27D.* *THESE COMPONENTS MAY BE ELMNATED WHEN NOT DRVNG LARGE CAPACTVE LOADS. Figure 2. Follower t: -- --

6 5.6kn 1kn 1.2pF VN 56on 1pF 27n* VN loon - +Vs Figure 22. +Vs nverting Gain of 1 Amplifier ('J co l' r-- U *THESE COMPONENTS MAY BE ELMNATED WHEN NOT DRVNG LARGE CAPACTVE LOADS. Figure 21. nverting Gain of 1 Amplifier MECHANCAL NFORMATON OUTLNE DMENSONS Dimensionsshown in inches and (mm)..1.4 L.. (1.1). -L.4 (1.16) MAX.25 (6.35) f. A RECOMMENDED SOCKET S THE ROBNSON- NUGENT PART NUMBER 211. TO-3 STYLE BOTTOM VEW BOTTOM VEW <t; :J Z w - Z a: - at