Silicon photonics platform for high volume manufacturing. Peter De Dobbelaere Luxtera Inc. 7/11/2018
|
|
- Coral McDaniel
- 5 years ago
- Views:
Transcription
1 Silicon photonics platform for high volume manufacturing Peter De Dobbelaere Luxtera Inc. 7/11/2018 Luxtera Proprietary
2 Outline Introduction Silicon Photonics Technology Wafer Process Modules Photonic Devices & Fiber Interface Light source Integration Integration with Electronics Design examples: 25G NRZ, PAM 4 Silicon Photonics Manufacturing Chipset Manufacturing flow Transceiver Manufacturing flow Roadmap towards Higher Data Rates and ASIC Integration Improving technology performance 2.5D Integration for ASIC integration Page 2
3 Silicon Photonics: What? Why? When? What? Technology enabling design and manufacture of integrated optical circuits using silicon material system and silicon industry, technologies & tools Why? By leveraging from IC industry: low cost, high volume manufacturing, high integration level, tight integration with electronics. Most applications in high speed interconnect (e.g. optical transceivers), some in biotech and sensing. When? Proposed in mid 80s, currently: in volume production and many companies developing the technology: IBM, Intel, Skorpios Technologies, Mellanox, Global Foundries, Elenion, Juniper/Aurrion, Cisco/Lightwire, Luxtera, Sicoya, Ayar Labs, Huawei, Acacia Communications, STMicroelectronics, Page 3
4 Luxtera Company Introduction Founded in 2001, Luxtera has the world s first Silicon Photonics platform proven in volume transceiver production Worldwide leader in silicon photonics technology with over quarter billion investment in R&D, over 250 patent filings In continuous production since 2009, ~ 2 Mu transceivers deployed Cloud Operators require cost effective 100G Single Mode Optics at high volume. Shipments of 100G products started in Q1 2016, with now more than 600 Ku deployed leading the market on price/performance and availability. Luxtera created PSM4 market and now broadening portfolio to dominate intra data center and mobile front haul (< 10 km) through high performance an lower cost. Top tier supply base and highly automated manufacturing infrastructure ready for > 1M units/year Continuing R&D Investment: Roadmap supports 5 year hyper growth cycle of 25/50/100/400G SMF transceivers leading to ASIC integration. Page 4
5 Luxtera s Approach Fabless manufacturing, leveraging semi conductor technology Commercial fabs for photonic wafer fabrication OSAT for test & 1 st level packaging Advanced photonic device libraries High signal to noise ratio required > low insertion losses Efficient & High bandwidth modulators and detectors Simplify optical assembly and test Wafer level assembly and test where possible Test methodologies from semiconductor industry, e.g. BIST Electronic and photonic circuit design Integrated automated design infrastructure for photonics and electronics Reliable and stable light source Page 5
6 Outline Introduction Silicon Photonics Technology Wafer Process Modules Photonic Devices & Fiber Interface Light source Integration Integration with Electronics Design examples: 25G NRZ, PAM 4 Silicon Photonics Manufacturing Chipset Manufacturing flow Transceiver Manufacturing flow Roadmap towards Higher Data Rates and ASIC Integration Improving technology performance 2.5D Integration for ASIC integration Page 6
7 Silicon Photonics Wafer/Device X section Salicide blocking layer Contacts Metal 1 Ge protection layer Field oxide Ge Profile optical mode Buried oxide Silicon substrate PASSIVE WAVEGUIDE PHASE MODULATOR WAVEGUIDE PHOTODETECTOR Silicon photonics devices are formed on a silicon on insulator (SOI) substrate: Fine lithography and etch for formation of photonic devices Selective epitaxy of germanium for photodetectors Implants for phase modulators and contacts Standard metal back end processing (~4 6 metal layers) Page 7
8 Passive Photonics: Lithography and Etch Critical parameters: Min trench CD (< 100 nm) Etch depth control Simultaneous definition of multiple geometries: Isolated, curved waveguides Narrow, dense trenches Dense arrays of holes Isolated waveguides (~0.3 3 um) Arrays of holes Pairs of waveguides with varying spacing In line metrology for tight process control Sidewall roughness may be critical Grating coupler: dense trenches/lines, curved Corrugated structures Page 8
9 Active Photonics: selective Ge Epitaxy Patterned silicon oxide growth mask on SOI substrate Pre growth cleaning of exposed silicon surface Selective growth of Ge on exposed silicon surface Deposition of Ge protection layer/ dielectric Implant and activation of dopants Top view SEM: Selectivity X section SEM: Ge on Si X section TEM: Relaxed Ge film on Si Page 9
10 Photonic Device Library Development Over 15 years experience in developing photonic device libraries in 3 different fab processes Systematic development approach: 1. Device concept 2. Concept simulation, design of experiments (DOE) 3. Tape out of DOE & DVT (automated wafer level test is essential) 4. Optimize design in second DOE 5. Select design, qualify & generate behavioral models (P, V, T, ) Many opportunities for improved performance and functionality Developing library in process co developed with TSMC: drastically improved performance by design & process capability Page 10
11 Silicon Photonic Devices: Waveguides (WG) High index contrast rib waveguides Propagate only TE mode Key performance parameter: insertion loss: 0.8 db/cm (1310 nm) Root cause: absorption, scattering, Multimode waveguides for long straight sections Insertion loss fundamental mode: 0.25 db/cm (1310 nm) Low loss (<< 0.1 db) turning bends and tapers Fundamental mode MM WG WG transitions Single mode WG WG X section WG tapers Low loss bends WG routing US #7,881,575 Page 11
12 Silicon Photonic Devices: Passive Devices Multiple types of splitters for different functions in photonic ICs: Y junction: 1:2 splitter Directional coupler (DC) Optical taps (50%, 10%, 5%, 1%) Key: reproducible and on target splitting ratio Multi Mode Interference (MMI) Coupler Optical taps and splitters Y junction DC MMI Page 12
13 Silicon Photonic Devices: Coupling Light In Out Silicon Waveguide Taper 1 D grating SMF core Silicon Waveguide Inverse Taper SMF core Grating Couplers: Low coupling loss, dependent Fully compatible with CMOS Processes No need for accurate dicing and end face preparation Enables wafer scale testing High density & flexibility in arrangement of optical interfaces Edge coupling with inverse tapers: Need additional optics to enable loss loss coupling Less dependent Difficult to fabricate (etch tip, non standard layer thicknesses & facet formation) Low facet reflections Optical interfaces only at edge of die Page 13
14 Silicon Photonics: Grating Coupler (GC) Design Performance optimization: Apodize diffractive grating to match with SMF mode Optimize BOX thickness Curved grating Remove BEOL dielectrics over GC 1 D GC for coupling light with known polarization in chip or coupling light out of chip. Coupling loss w/smf: < 1 db 2 D GC for coupling light from SMF into chip. Coupling loss w/smf: < 2.1 db US #6,788,847 US #7,245,803 US #7,006,732 US #8,280,207 Page 14
15 Silicon Photonic Devices: Optical Phase Modulators Contact & backend Doped Silicon Rib Waveguide n+ n n p p p+ Buried Oxide Silicon Substrate Physical mechanism for optical phase modulation: carrier depletion effect in pn junction formed in silicon waveguide Optimized performance by maximizing overlap between depletion region and propagating optical mode System level trade offs between: phase shifting efficiency (typ.: V L =2.4 V.cm, insertion loss (typ.: 0.6 db/mm) and capacitance (typ.: 300fF/mm, 0 V) US #7,116,853 US #7,085,443 US #7,251,408 US #9,541,775 Page 15
16 Silicon Photonic Devices: Waveguide Photodetectors Silicon Oxide epi mask Metal Contact Shallow trench Germanium Silicon WG Germanium Ge Silicon n + Si i Si SiO 2 p + Si X section PD: Ge layer Top view PD: Ge strip (no contacts) Double Hetero structure PD Waveguide photo detectors (WGPD) are formed by selective Ge epitaxy Several architectures have been developed: PIN, SH, DH, APD, Double Hetero structure (DH) photodetector has low processing complexity (no contacts to Ge) and has high performance: Responsivity: 1.05 A/W, Idark < 100 na, BW > 43 GHz, C < 10 ff US #7,397,101 US #7,613,369 Page 16
17 Integration Photonics & Electronics Monolithic Integration Single chip solution Lower parasitics between photonics and electronics More complex wafer fabrication process Less area efficient Moving to advanced nodes is complicated & very expensive Monolithic SiP IC Electronics + Photonics Hybrid Integration Multi chip solution Higher parasitics between photonic and electronics Photonics & electronics fabrication processes decoupled Efficient use of area: photonics doesn t take area on (expensive) advanced e node Flexible electronic node selection (CMOS, BiCMOS,..), enabling integration with 3rd party IP Micro bumps Electronic IC Photonic IC Page 17
18 Silicon Photonics Process Design Kit (PDK) Leverage design methodologies from electronics industry Design Kit running on Cadence toolset Behavioral models for library elements representing process corners seen over several CMOS lots Automatic design rule checking (DRC) for optics and electronics components Layout vs Schematic Check (LVS): E to E, E to O, and O to O connectivity and device extraction End to end simulation capability LVS verifies that the layout devices and connectivity match the schematic at all levels of hierarchy. Luxtera Proprietary 7/24/2018 Page 18
19 Light Source Example: LaMP (since 2008) Reliable and stable light source Micro packed InP laser diode for pluggable modules (require co packaging) Remote light source for highly integrated and dense systems decouples light source and transceiver functions, e.g. ASIC integration (High T, serviceability, yield, ) High wall plug efficiency: > 15% (incl. coupling efficiency LD to Si P IC) Single light source for up to 8 channels 25 Gbps (PSM 4) Turning Mirror Isolator Lens Laser 2.5mm x 1.5mm x 1.2mm US #8,772,704 US #8,168,939 Page 19
20 Outline Introduction Silicon Photonics Technology Wafer Process Modules Photonic Devices & Fiber Interface Light source Integration Integration with Electronics Design examples: 25G NRZ, PAM 4 Silicon Photonics Manufacturing Chipset Manufacturing flow Transceiver Manufacturing flow Roadmap towards Higher Data Rates and ASIC Integration Improving technology performance 2.5D Integration for ASIC integration Page 20
21 Silicon Photonics PSM 4 4x25 Gbps Transceiver Serial Interface 1:4 Optical Splitter Digital Control SFP In Single Mode Waveguide HSPM TX Control LSPM Cal. ADC Tap Monitor PD SPGC Optical Outputs Distributed MZI, Driver & Calibration TX Laser Laser Driver SFP Out SFP Driver PD Receiver PSGC RX Optical Inputs US #9,813,152 Page 21
22 Transmitter Design SPGC HSPM TX Control HSPM HSPM HSPM ADC LSPM Tap Monitor PD P P out in 1 cos 2 HSPM HSPM HSPM HSPM Cal. SPGC Δ Mach Zehnder Interferometer (MZI) modulators with control/calibration. Significant power and performance improvement by using segmented MZI with digital timing between the segments 0.9 V CMOS driving circuitry High index contrast allows the MZI to be folded up to minimize area A single laser diode provides multiple channels with CW light US #7,039,258 US #7,450,787 US #7,515,775 US #7,916,377 Page 22
23 PAM4 Modulation by segmented MZI SPGC TX Control ADC 26 GB/s PAM 4 TX eye LSB HSPM HSPM HSPM LSPM Tap Cal. MSB HSPM HSPM HSPM SPGC MZI Generation pj/bit ER PSM4 (NRZ, 26 Gbps) dB CWDM2 (PAM4, 26 GBps) dB PAM 4 modulation can be elegantly implemented by use of a segmented MZI US #8,238,014, #8,665,508, #9,548,811 Page 23
24 Receiver Design (example): Take advantage of low PD capacitance Traditional PD Coupling Differential PD Coupling (example) VPD TIA+LA R VPD LA Low input impedance (R in ) R High input impedance (R in ) BW 3dB 2 R in 1 C PD C Other BW 3dB 1 2 R 2C PD C Other The parasitic capacitance of a waveguide photodetector is significantly lower than that of a conventional surface illuminated photodetector. This allows alternative receiver circuit designs with higher performance. US #9,768,747 Page 24
25 Outline Introduction Silicon Photonics Technology Wafer Process Modules Photonic Devices & Fiber Interface Light source Integration Integration with Electronics Design examples: 25G NRZ, PAM 4 Silicon Photonics Manufacturing Chipset Manufacturing flow Transceiver Manufacturing flow Roadmap towards Higher Data Rates and ASIC Integration Improving technology performance 2.5D Integration for ASIC integration Page 25
26 Transceiver Manufacturing & Test Flow Manufacturing process of silicon photonics transceiver consists of: Wafer manufacturing (Foundry/Fab) Processing / Metrology Wafer acceptance test Chipset assembly and test (OSAT) Die sort Bumping, Assembly, Test Singulation Module assembly test (CM) Die & wire bonding Fiber bonding Module test Page 26
27 Transceiver Manufacturing and Test Flow MEMS Base Wafer MEMS Assembly Burn in O/E Sort Singulation E wafer Process E wafer E WAT E Sort Singulation Wafer scale process P wafer Process P wafer O/E WAT O/E Sort Chip on Wafer LS on Chip on Wafer Chipset Test Singulation Board Assembly Fiber Attach Final Test Page 27
28 Light Source (LaMP) Wafer Level Test Page 28
29 Optical Test for Development, WAT and Sort High efficiency and capable optical test is a must for development and manufacturing Leveraging commercial prober system with some modifications including automated active alignment and planarization, test gage IL measurement better than 0.1 db. Performs both passive optical and electro optical tests Fully automated system: 200 and 300 mm wafers from FOUP, FOSB or cassettes. US #7,183,759 US #7,224,174 Page 29
30 Wafer Scale Assembly: Chip to wafer bonding of electronic IC Technology developed by multiple OSATs Leverages technology developed for semiconductor electronics industry Enables electrical interconnect: High density: pitch ~ 50 micron Low parasitics Wafer level assembly & test Electronic IC Cu Pillars Solder Photonic IC Page 30
31 Wafer Scale Assembly: Light Source to Si P Wafer Bonding High Throughput Optical Assembly Tool based on off the shelf pick and place tool with customized bond heads 12 Assembled Photonics Wafer Chuck (IC Assemblies e die on p die still in wafer form) 6 LaMP Wafer on Blue Tape LaMP wafer loading stage During assembly bond two heads move alternating between a LaMP wafer and silicon photonics wafer Bond head performs active alignment High throughput optical assembly Built in process monitoring Page 31
32 Wafer level assembly & BIST for Known Good (KG) chipset Test can be a significant cost adder for high speed optical transceivers Hybrid architecture + wafer level assembly allows greater overall test coverage: E die: E sort P die: E & O sort Several internal monitors for diagnostics and control (taps and unbiased MPD) High speed electrical loopback enabled by internal PRBS generation on TX & PRBS checker on RX High speed optical loopback enabled by routing 2 nd output of MZI modulator to RX KG assembled chipset (optical engine) Page 32
33 100G PSM 4 Known Good Transceiver Engine Known good assembled chipset (P die, E die & light source) as delivered to module assembly line Chipset is fully tested Chipset assembled in transceiver module Fiber array as optical interface Active alignment fiber array to chip using in house design tool Page 33
34 Fully Automated Active Alignment of Fiber Array to Si P IC Panel level active alignment of fiber array Extensive automated process monitoring Full traceability of panel, PCBA, chipset and fiber array Page 34
35 Outline Introduction Silicon Photonics Technology Wafer Process Modules Photonic Devices & Fiber Interface Light source Integration Integration with Electronics Design examples: 25G NRZ, PAM 4 Silicon Photonics Manufacturing Chipset Manufacturing flow Transceiver Manufacturing flow Roadmap towards Higher Data Rates and ASIC Integration Improving technology performance 2.5D Integration for ASIC integration Page 35
36 Luxtera s Technology Transition for Next Generation Products Next generation products (e.g. 400 G, ASIC integration, ) need: Through Substrate Vias (TSV): High speed signals: parasitics (on die line, pad, wire) affect signal integrity, extra power dissipation to overcome Power supply lines: parasitics, due to limitations metal stack, cause: (1) supply drop and variability (2) power supply noise (3) limited supply isolation/separation (4) current switching generates more supply noise Improved photonic device performance Lower coupling/insertion losses More efficient phase modulators Higher band width photodetectors Supply chain ecosystem Si P process and PDK accessible to 3rd parties through Luxtera Integrated PDK with advanced nodes & Page 36
37 Device Library Development: Overview Device type Parameter Unit Previous Technology TSMC Process Comment Optical I/O SPGC loss db At peak wavelength (Grating couplers) PSGC loss db At peak wavelength Waveguide SMW loss db/mm Detector HSPD Responsivity A/W HSPD GHz HSPD Capacitance ff 6 6 Modulator HSPM Insertion Loss db/mm HSPM Phase Shift Degree/mm 10.5 (2.5 V) 17.5 (1.8 V) HSPM OMA dbm mm, 0 dbm input Excellent performance enabled by process flexibility and new design concepts Preliminary reliability qualifications of active devices and backend have started Full qualification is expected to be completed by Q Luxtera, Inc. Proprietary 7/24/2018 Page 37
38 TSMC process w/ TSV capability Current development towards 400G product family: Front end process frozen, running final integration lots Ready for production tape out in August 2018 Advanced library: pre qualification completed and passed, updating PDK 2.5D integration (Chip on Chip on Substrate process TSMC Amkor): TSV formation in SOI, first assemblies of small interposer test vehicles completed Page 38
39 Expected Evolution of Electronic & Photonic Integration CONTEMPORARY Today Front Pluggable Modules EMERGING 2017 Embedded Optical Modules NEXT ASIC/SOC Integration QSFP28 Module Embedded Optics Module Co packaged ASIC & Photonics ASIC Re timer Front Module ASIC MBO Module Fiber ASIC w/ photonics Fiber Luxtera, Inc. Proprietary 7/24/2018 Page 39
40 Concept of co packaging for Photonics / ASIC integration Switch IC w/integrated optics Power supply Fan 12.8 Tbps Transceiver HD optical interface Front plate w/ MPO connectors + front pluggable TCVRs Remote light sources Switch ASIC 25 Tbps Dense fiber cabling Co packaging of ASIC and transceivers for highdensity and system level power reduction Expected first application: Integrated Ethernet switches (> 25 Tbps) Required technologies: Standardization of internal interfaces Advanced 2.5D technologies Very high density optical interface that can withstand high temperatures Remote light source US #8,831,437 Page 40
41 When do we expect introduction of Integrated Optics? 100,000 51,200 25,600 51,200 12,800 25,600 10,000 6,400 12,800 Total Switch Chip/Serdes Bandwidth (Gbps) 1, ,280 3, Integrated Optics Luxtera, Inc. Proprietary 7/24/2018 Page 41
42 Enabling technologies for Integrated Optics : Design Pre requisites for optical tile design: standardization Which functions reside in switch tile(s)/optical tile(s) Electrical bus (USR) connecting switch tile(s) with optical tile(s): low power dissipation < 1 pj/bit?, high density (substrate design rules), routing on substrate is very challenging Design and layout of transceiver circuits: High density (previously not a strong requirement) Low power and high performance (interoperability with pluggable modules) Advanced silicon photonics technology: Further optimization of photonics performance, lower coupling losses, higher modulation efficiency, high performance photodetectors Page 42
43 Enabling technologies for Integrated Optics Remote Light Source (RLS): Light source is NOT integrated in the assembly RLS: efficient CW DFB laser diodes packaged in thermally enhanced, low cost package with, driver/control circuits and fiber interface Located in cool location on host PCB for efficient operation and serviceability if needed Fiber Interface/connector: High density: > 200 optical I/Os /Optical Tile Low loss optical connector interface operating at high T (~100 C) with fan out to standard optical connector (e.g. MPO) Low insertion force & robust Page 43
44 200 Gbps Module with Duplex Multicore Fiber Interface 8x28 Gbps Chipset with modified fiber interface 8x28 Gbps Embedded Optics Module with MCF interface Luxtera Inc. Proprietary Multicore fiber (8 cores) Multi core fiber (MCF) transceiver: Grating couplers placed in a dense array allowing an optical interface to a multicore fiber Features: Transceiver performance equivalent as multi fiber implementation Very high density interface optical interface to the chip: > 100 Tb/mm2 ECOC 2017, Th.2.A.4: Hayashi et al End to End Multi Core Fibre Transmission Link Enabled by Silicon Photonics Transceiver with Grating Coupler Array Opt. Commun. Lab., Sumitomo Electric Industries, Ltd., Luxtera Inc, Innovation Core SEI, Inc. 7/24/2018 Page 44
45 Enabling technologies for Integrated Optics O wafer WAT O wafer O Sort Incoming Inspection O wafer E Sort MEOL Wafer Foundry E wafer WAT Incoming Inspection E Wafer Bumping E Wafer E sort ASIC wafer WAT Incoming Inspection ASIC probe ASIC C4 bumping Tentative flow of complex supply chain, leveraging semiconductor industry: O die and E die: respective die forming optical tiles Known Good Die (O die, E die & Switch ASIC) must be used, in line test strategy is very important MEOL: process of front side bumping, thinning and RDL/bumping on the back side of the O wafer CoCoS or CoWoS Optical assembly similar to transceiver module assembly Test strategy and coverage Dice Dice Dice OSAT Module Assembly CoCoS CoCoS Test Incoming Inspection Fiber Array Attach Module Assembly Final test Module Organic Substrate Fiber Connector Hardware Page 45
46 How a co packaged solution could look like Remote Light Source Arrays Single Mode Fiber (I/O) Switch Tiles Fiber for (RLS) Optical Tiles Optical Connectors Page 46
47 Summary: Silicon Photonics Scales In Performance: Advanced photonic device libraries allow link margin & performance needed for ever increasing data rates Latest CMOS technology nodes are used for electronic circuits for optical transceivers (e.g. 7 nm) Density scaling in multiple dimensions: data rate, modulation format, wavelength, spatial Enables close integration with ASICs: Very large scale integration & remote III V light source In Manufacturing: Leverages semiconductor industry manufacturing infrastructure (fabless) Leverages semiconductor technology roadmap OSAT for Wafer Test & Assembly DFM, DFT, DFR, Simplified and highly automated optical assembly Page 47
48 Acknowledgement: This presentation contains work of the entire Luxtera team and its past and present technology partners, their contributions are greatly acknowledged. Thank you for your interest. Luxtera Proprietary
Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap
Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap Peter De Dobbelaere Luxtera Inc. 09/19/2016 Luxtera Proprietary www.luxtera.com Luxtera Company Introduction $100B+ Shift
More informationSi Photonics Technology Platform for High Speed Optical Interconnect. Peter De Dobbelaere 9/17/2012
Si Photonics Technology Platform for High Speed Optical Interconnect Peter De Dobbelaere 9/17/2012 ECOC 2012 - Luxtera Proprietary www.luxtera.com Overview Luxtera: Introduction Silicon Photonics: Introduction
More informationLecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI
Lecture: Integration of silicon photonics with electronics Prepared by Jean-Marc FEDELI CEA-LETI Context The goal is to give optical functionalities to electronics integrated circuit (EIC) The objectives
More informationLight source approach for silicon photonics transceivers September Fiber to the Chip
Light source approach for silicon photonics transceivers September 2014 Fiber to the Chip Silicon Photonics Silicon Photonics Technology: Silicon material system & processing techniques to manufacture
More informationNEXT GENERATION SILICON PHOTONICS FOR COMPUTING AND COMMUNICATION PHILIPPE ABSIL
NEXT GENERATION SILICON PHOTONICS FOR COMPUTING AND COMMUNICATION PHILIPPE ABSIL OUTLINE Introduction Platform Overview Device Library Overview What s Next? Conclusion OUTLINE Introduction Platform Overview
More informationSilicon Photonics: an Industrial Perspective
Silicon Photonics: an Industrial Perspective Antonio Fincato Advanced Programs R&D, Cornaredo, Italy OUTLINE 2 Introduction Silicon Photonics Concept 300mm (12 ) Photonic Process Main Silicon Photonics
More informationA 3.9 ns 8.9 mw 4 4 Silicon Photonic Switch Hybrid-Integrated with CMOS Driver
A 3.9 ns 8.9 mw 4 4 Silicon Photonic Switch Hybrid-Integrated with CMOS Driver A. Rylyakov, C. Schow, B. Lee, W. Green, J. Van Campenhout, M. Yang, F. Doany, S. Assefa, C. Jahnes, J. Kash, Y. Vlasov IBM
More informationIndex. Cambridge University Press Silicon Photonics Design Lukas Chrostowski and Michael Hochberg. Index.
absorption, 69 active tuning, 234 alignment, 394 396 apodization, 164 applications, 7 automated optical probe station, 389 397 avalanche detector, 268 back reflection, 164 band structures, 30 bandwidth
More informationElectronic-Photonic ICs for Low Cost and Scalable Datacenter Solutions
Electronic-Photonic ICs for Low Cost and Scalable Datacenter Solutions Christoph Theiss, Director Packaging Christoph.Theiss@sicoya.com 1 SEMICON Europe 2016, October 27 2016 Sicoya Overview Spin-off from
More informationIntegrated Photonics using the POET Optical InterposerTM Platform
Integrated Photonics using the POET Optical InterposerTM Platform Dr. Suresh Venkatesan CIOE Conference Shenzhen, China Sept. 5, 2018 POET Technologies Inc. TSXV: PUBLIC POET PTK.V Technologies Inc. PUBLIC
More informationSilicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging
Silicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging M. Asghari Kotura Inc April 27 Contents: Who is Kotura Choice of waveguide technology Challenges and merits of Si photonics
More informationSilicon Photonics Technology Platform To Advance The Development Of Optical Interconnects
Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects By Mieke Van Bavel, science editor, imec, Belgium; Joris Van Campenhout, imec, Belgium; Wim Bogaerts, imec s associated
More informationNew Wave SiP solution for Power
New Wave SiP solution for Power Vincent Lin Corporate R&D ASE Group APEC March 7 th, 2018 in San Antonio, Texas. 0 Outline Challenges Facing Human Society Energy, Environment and Traffic Autonomous Driving
More informationOPTICAL I/O RESEARCH PROGRAM AT IMEC
OPTICAL I/O RESEARCH PROGRAM AT IMEC IMEC CORE CMOS PHILIPPE ABSIL, PROGRAM DIRECTOR JORIS VAN CAMPENHOUT, PROGRAM MANAGER SCALING TRENDS IN CHIP-LEVEL I/O RECENT EXAMPLES OF HIGH-BANDWIDTH I/O Graphics
More informationSi photonics for the Zettabyte Era. Marco Romagnoli. CNIT & TeCIP - Scuola Superiore Sant Anna
Si photonics for the Zettabyte Era Marco Romagnoli CNIT & TeCIP - Scuola Superiore Sant Anna Semicon 2013 Dresden 8-10 October 2013 Zetabyte era Disaggregation at system level Integration at chip level
More informationConvergence Challenges of Photonics with Electronics
Convergence Challenges of Photonics with Electronics Edward Palen, Ph.D., P.E. PalenSolutions - Optoelectronic Packaging Consulting www.palensolutions.com palensolutions@earthlink.net 415-850-8166 October
More informationA Fully Integrated 20 Gb/s Optoelectronic Transceiver Implemented in a Standard
A Fully Integrated 20 Gb/s Optoelectronic Transceiver Implemented in a Standard 0.13 µm CMOS SOI Technology School of Electrical and Electronic Engineering Yonsei University 이슬아 1. Introduction 2. Architecture
More informationSilicon photonics with low loss and small polarization dependency. Timo Aalto VTT Technical Research Centre of Finland
Silicon photonics with low loss and small polarization dependency Timo Aalto VTT Technical Research Centre of Finland EPIC workshop in Tokyo, 9 th November 2017 VTT Technical Research Center of Finland
More informationOpportunities and challenges of silicon photonics based System-In-Package
Opportunities and challenges of silicon photonics based System-In-Package ECTC 2014 Panel session : Emerging Technologies and Market Trends of Silicon Photonics Speaker : Stéphane Bernabé (Leti Photonics
More informationSi and InP Integration in the HELIOS project
Si and InP Integration in the HELIOS project J.M. Fedeli CEA-LETI, Grenoble ( France) ECOC 2009 1 Basic information about HELIOS HELIOS photonics ELectronics functional Integration on CMOS www.helios-project.eu
More informationAPSUNY PDK: Overview and Future Trends
APSUNY PDK: Overview and Future Trends Erman Timurdogan Analog Photonics, 1 Marina Park Drive, Suite 205, Boston, MA, 02210 erman@analogphotonics.com Silicon Photonics Integrated Circuit Process Design
More informationSilicon photonics on 3 and 12 μm thick SOI for optical interconnects Timo Aalto VTT Technical Research Centre of Finland
Silicon photonics on 3 and 12 μm thick SOI for optical interconnects Timo Aalto VTT Technical Research Centre of Finland 5th International Symposium for Optical Interconnect in Data Centres in ECOC, Gothenburg,
More informationSilicon Photonics Photo-Detector Announcement. Mario Paniccia Intel Fellow Director, Photonics Technology Lab
Silicon Photonics Photo-Detector Announcement Mario Paniccia Intel Fellow Director, Photonics Technology Lab Agenda Intel s Silicon Photonics Research 40G Modulator Recap 40G Photodetector Announcement
More informationAn Example Design using the Analog Photonics Component Library. 3/21/2017 Benjamin Moss
An Example Design using the Analog Photonics Component Library 3/21/2017 Benjamin Moss Component Library Elements Passive Library Elements: Component Current specs 1 Edge Couplers (Si)
More informationOptical Bus for Intra and Inter-chip Optical Interconnects
Optical Bus for Intra and Inter-chip Optical Interconnects Xiaolong Wang Omega Optics Inc., Austin, TX Ray T. Chen University of Texas at Austin, Austin, TX Outline Perspective of Optical Backplane Bus
More informationIEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging Christophe Kopp, St ephane Bernab e, Badhise Ben Bakir,
More information160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects
160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects Fuad Doany, Clint Schow, Jeff Kash C. Baks, D. Kuchta, L. Schares, & R. John IBM T. J. Watson Research Center doany@us.ibm.com
More informationHigh-speed Ge photodetector monolithically integrated with large cross silicon-on-insulator waveguide
[ APPLIED PHYSICS LETTERS ] High-speed Ge photodetector monolithically integrated with large cross silicon-on-insulator waveguide Dazeng Feng, Shirong Liao, Roshanak Shafiiha. etc Contents 1. Introduction
More informationHeinrich-Hertz-Institut Berlin
NOVEMBER 24-26, ECOLE POLYTECHNIQUE, PALAISEAU OPTICAL COUPLING OF SOI WAVEGUIDES AND III-V PHOTODETECTORS Ludwig Moerl Heinrich-Hertz-Institut Berlin Photonic Components Dept. Institute for Telecommunications,,
More informationEnvisioning the Future of Optoelectronic Interconnects:
Envisioning the Future of Optoelectronic Interconnects: The Production Economics of InP and Si Platforms for 100G Ethernet LAN Transceivers Shan Liu Dr. Erica Fuchs Prof. Randolph Kirchain MIT Microphotonics
More informationSilicon Photonics Opportunity, applications & Recent Results
Silicon Photonics Opportunity, applications & Recent Results Dr. Mario Paniccia Intel Fellow Director, Photonics Technology Lab Intel Corporation www.intel.com/go/sp Purdue University Oct 5 2007 Agenda
More informationTrends in Optical Transceivers:
Trends in Optical Transceivers: Light sources for premises networks Peter Ronco Corning Optical Fiber Asst. Product Line Manager Premises Fibers January 24, 2006 Outline: Introduction: Transceivers and
More informationCHAPTER 2 POLARIZATION SPLITTER- ROTATOR BASED ON A DOUBLE- ETCHED DIRECTIONAL COUPLER
CHAPTER 2 POLARIZATION SPLITTER- ROTATOR BASED ON A DOUBLE- ETCHED DIRECTIONAL COUPLER As we discussed in chapter 1, silicon photonics has received much attention in the last decade. The main reason is
More informationNew advances in silicon photonics Delphine Marris-Morini
New advances in silicon photonics Delphine Marris-Morini P. Brindel Alcatel-Lucent Bell Lab, Nozay, France New Advances in silicon photonics D. Marris-Morini, L. Virot*, D. Perez-Galacho, X. Le Roux, D.
More informationSi CMOS Technical Working Group
Si CMOS Technical Working Group CTR, Spring 2008 meeting Markets Interconnects TWG Breakouts Reception TWG reports Si CMOS: photonic integration E-P synergy - Integration - Standardization - Cross-market
More informationSilicon Photonics for Mid-Board Optical Modules Marc Epitaux
Silicon Photonics for Mid-Board Optical Modules Marc Epitaux Chief Architect at Samtec, Inc Outline Interconnect Solutions Mid-Board Optical Modules Silicon Photonics o Benefits o Challenges DragonFly
More informationFoundry processes for silicon photonics. Pieter Dumon 7 April 2010 ECIO
Foundry processes for silicon photonics Pieter Dumon 7 April 2010 ECIO Photonics Research Group http://photonics.intec.ugent.be epixfab Prototyping Training Multi project wafer access to silicon photonic
More information3D ICs: Recent Advances in the Industry
3D ICs: Recent Advances in the Industry Suresh Ramalingam Senior Director, Advanced Packaging Outline 3D IC Background 3D IC Technology Development Summary Acknowledgements Stacked Silicon Interconnect
More informationModeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications
Modeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications Brett Sawyer, Bruce C. Chou, Saumya Gandhi, Jack Mateosky, Venky Sundaram, and Rao Tummala 3D
More informationEE 232 Lightwave Devices Optical Interconnects
EE 232 Lightwave Devices Optical Interconnects Sajjad Moazeni Department of Electrical Engineering & Computer Sciences University of California, Berkeley 1 Emergence of Optical Links US IT Map Hyper-Scale
More informationIntegration of Optoelectronic and RF Devices for Applications in Optical Interconnect and Wireless Communication
Integration of Optoelectronic and RF Devices for Applications in Optical Interconnect and Wireless Communication Zhaoran (Rena) Huang Assistant Professor Department of Electrical, Computer and System Engineering
More informationLUCEDA PHOTONICS DELIVERS A SILICON PHOTONICS IC SOLUTION IN TANNER L-EDIT
LUCEDA PHOTONICS DELIVERS A SILICON PHOTONICS IC SOLUTION IN TANNER L-EDIT WIM BOGAERTS, PIETER DUMON, AND MARTIN FIERS, LUCEDA PHOTONICS JEFF MILLER, MENTOR GRAPHICS A M S D E S I G N & V E R I F I C
More informationSilicon Photonics in Optical Communications. Lars Zimmermann, IHP, Frankfurt (Oder), Germany
Silicon Photonics in Optical Communications Lars Zimmermann, IHP, Frankfurt (Oder), Germany Outline IHP who we are Silicon photonics Photonic-electronic integration IHP photonic technology Conclusions
More informationISSCC 2006 / SESSION 13 / OPTICAL COMMUNICATION / 13.7
13.7 A 10Gb/s Photonic Modulator and WDM MUX/DEMUX Integrated with Electronics in 0.13µm SOI CMOS Andrew Huang, Cary Gunn, Guo-Liang Li, Yi Liang, Sina Mirsaidi, Adithyaram Narasimha, Thierry Pinguet Luxtera,
More informationZukunftstechnologie Dünnglasbasierte elektrooptische. Research Center of Microperipheric Technologies
Zukunftstechnologie Dünnglasbasierte elektrooptische Baugruppenträger Dr. Henning Schröder Fraunhofer IZM, Berlin, Germany Today/Overview Motivation: external roadmaps High Bandwidth and Channel Density
More informationPhotonics Integration and Evolution of the Optical Transceiver Presented by: Giacomo Losio ProLabs
Photonics Integration and Evolution of the Optical Transceiver Presented by: Giacomo Losio ProLabs Optical Transceivers architecture is challenged Electrical Driver TIA Laser Photodiode Optical Optical
More informationNanophotonics for low latency optical integrated circuits
Nanophotonics for low latency optical integrated circuits Akihiko Shinya NTT Basic Research Labs., Nanophotonics Center, NTT Corporation MPSoC 17, Annecy, France Outline Low latency optical circuit BDD
More informationWafer-scale 3D integration of silicon-on-insulator RF amplifiers
Wafer-scale integration of silicon-on-insulator RF amplifiers The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationHigh speed silicon-based optoelectronic devices Delphine Marris-Morini Institut d Electronique Fondamentale, Université Paris Sud
High speed silicon-based optoelectronic devices Delphine Marris-Morini Institut d Electronique Fondamentale, Université Paris Sud Data centers Optical telecommunications Environment Interconnects Silicon
More informationSimulation of High Resistivity (CMOS) Pixels
Simulation of High Resistivity (CMOS) Pixels Stefan Lauxtermann, Kadri Vural Sensor Creations Inc. AIDA-2020 CMOS Simulation Workshop May 13 th 2016 OUTLINE 1. Definition of High Resistivity Pixel Also
More information4-Channel Optical Parallel Transceiver. Using 3-D Polymer Waveguide
4-Channel Optical Parallel Transceiver Using 3-D Polymer Waveguide 1 Description Fujitsu Component Limited, in cooperation with Fujitsu Laboratories Ltd., has developed a new bi-directional 4-channel optical
More information450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D
450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D Doug Anberg VP, Technical Marketing Ultratech SOKUDO Lithography Breakfast Forum July 10, 2013 Agenda Next Generation Technology
More informationCommunications. Mitchell Fields, Ph. D. Director of Strategic Marketing
Optical Navigation Division Optical Interconnects for Chip-to-Chip Communications Mitchell Fields, Ph. D. Director of Strategic Marketing mitch.h.fields@avagotech.comh com Contributors: Avago: Christine
More informationFabricating 2.5D, 3D, 5.5D Devices
Fabricating 2.5D, 3D, 5.5D Devices Bob Patti, CTO rpatti@tezzaron.com Tezzar on Semiconduct or 04/15/2013 1 Gen4 Dis-Integrated 3D Memory DRAM layers 42nm node 2 million vertical connections per lay per
More informationMicrophotonics Readiness for Commercial CMOS Manufacturing. Marco Romagnoli
Microphotonics Readiness for Commercial CMOS Manufacturing Marco Romagnoli MicroPhotonics Consortium meeting MIT, Cambridge October 15 th, 2012 Passive optical structures based on SOI technology Building
More informationHybrid Integration Technology of Silicon Optical Waveguide and Electronic Circuit
Hybrid Integration Technology of Silicon Optical Waveguide and Electronic Circuit Daisuke Shimura Kyoko Kotani Hiroyuki Takahashi Hideaki Okayama Hiroki Yaegashi Due to the proliferation of broadband services
More informationThe Future of Packaging ~ Advanced System Integration
The Future of Packaging ~ Advanced System Integration Enabling a Microelectronic World R. Huemoeller SVP, Adv. Product / Platform Develop June 2013 Product Segments End Market % Share Summary 2 New Product
More informationSiGe BiCMOS and Photonic technologies for high frequency and communication applications Andreas Mai
SiGe BiCMOS and Photonic technologies for high frequency and communication applications Andreas Mai Department Head Technology Outline Introduction & Motivation SiGe HBT device developments for high RF
More informationPutting PICs in Products A Practical Guideline. Katarzyna Ławniczuk
Putting PICs in Products A Practical Guideline Katarzyna Ławniczuk k.lawniczuk@brightphotonics.eu Outline Product development considerations Selecting PIC technology Design flow and design tooling considerations
More informationWWDM Transceiver Module for 10-Gb/s Ethernet
WWDM Transceiver Module for 10-Gb/s Ethernet Brian E. Lemoff Hewlett-Packard Laboratories lemoff@hpl.hp.com IEEE 802.3 HSSG Interim Meeting Coeur d Alene, Idaho June 1-3, 1999 Why pursue WWDM for the LAN?
More informationPOSSUM TM Die Design as a Low Cost 3D Packaging Alternative
POSSUM TM Die Design as a Low Cost 3D Packaging Alternative The trend toward 3D system integration in a small form factor has accelerated even more with the introduction of smartphones and tablets. Integration
More informationChip Scale Package Fiber Optic Transceiver Integration for Harsh Environments
Chip Scale Package Fiber Optic Transceiver Integration for Harsh Environments Chuck Tabbert and Charlie Kuznia Ultra Communications, Inc. 990 Park Center Drive, Suite H Vista, CA, USA, 92081 ctabbert@
More informationVERSATILE SILICON PHOTONIC PLATFORM FOR DATACOM AND COMPUTERCOM APPLICATIONS. B Szelag CEA-Leti
VERSATILE SILICON PHOTONIC PLATFORM FOR DATACOM AND COMPUTERCOM APPLICATIONS B Szelag CEA-Leti OUTLINE Silicon photonic : 200mm CMOS core technology towards 300mm Emergent needs vs core process Technological
More informationProgress Towards Computer-Aided Design For Complex Photonic Integrated Circuits
Department of Electrical and Computer Engineering Progress Towards Computer-Aided Design For Complex Photonic Integrated Circuits Wei-Ping Huang Department of Electrical and Computer Engineering McMaster
More informationSilicon Photonics and Skorpios Technology Platform. Market Watch ECOC Cannes - September 22, 2014 A. Viglienzoni
Silicon Photonics and Skorpios Technology Platform Market Watch ECOC Cannes - September 22, 2014 A. Viglienzoni Agenda Preamble Need for Photonics and Integrated Optics Why Current Models Cannot Deliver
More informationPolymer Interconnects for Datacom and Sensing. Department of Engineering, University of Cambridge
Polymer Interconnects for Datacom and Sensing Richard Penty, Ian White, Nikos Bamiedakis, Ying Hao, Fendi Hashim Department of Engineering, University of Cambridge Outline Introduction and Motivation Material
More informationProposal for 4-channel WDM (WDM4) for intermediate reach 100GbE SMF PMD
Proposal for 4-channel WDM (WDM4) for intermediate reach 100GbE SMF PMD Contributors Yurii Vlasov Douglas Gill IBM IBM 802.3bm Plenary Meeting, November 13, San Antonio, TX 1 Supporters Stefan Rochus Mounir
More informationInnovations in Photonic Integration Platforms
Innovations in Photonic Integration Platforms September 20, 20 Burgeoning Growth Demand Disruptive Technology Video content is fast becoming a larger percentage of total internet traffic 50% Video services
More informationSilicon Carrier-Depletion-Based Mach-Zehnder and Ring Modulators with Different Doping Patterns for Telecommunication and Optical Interconnect
Silicon Carrier-Depletion-Based Mach-Zehnder and Ring Modulators with Different Doping Patterns for Telecommunication and Optical Interconnect Hui Yu, Marianna Pantouvaki*, Joris Van Campenhout*, Katarzyna
More informationOPTI510R: Photonics. Khanh Kieu College of Optical Sciences, University of Arizona Meinel building R.626
OPTI510R: Photonics Khanh Kieu College of Optical Sciences, University of Arizona kkieu@optics.arizona.edu Meinel building R.626 Announcements Homework #3 is due today No class Monday, Feb 26 Pre-record
More informationNew silicon photonics technology delivers faster data traffic in data centers
Edition May 2017 Silicon Photonics, Photonics New silicon photonics technology delivers faster data traffic in data centers New transceiver with 10x higher bandwidth than current transceivers. Today, the
More informationEnd-of-line Standard Substrates For the Characterization of organic
FRAUNHOFER INSTITUTe FoR Photonic Microsystems IPMS End-of-line Standard Substrates For the Characterization of organic semiconductor Materials Over the last few years, organic electronics have become
More informationMarket and technology trends in advanced packaging
Close Market and technology trends in advanced packaging Executive OVERVIEW Recent advances in device miniaturization trends have placed stringent requirements for all aspects of product manufacturing.
More information11.1 Gbit/s Pluggable Small Form Factor DWDM Optical Transceiver Module
INFORMATION & COMMUNICATIONS 11.1 Gbit/s Pluggable Small Form Factor DWDM Transceiver Module Yoji SHIMADA*, Shingo INOUE, Shimako ANZAI, Hiroshi KAWAMURA, Shogo AMARI and Kenji OTOBE We have developed
More informationThe Past, Present, and Future of Silicon Photonics
The Past, Present, and Future of Silicon Photonics Myung-Jae Lee High-Speed Circuits & Systems Lab. Dept. of Electrical and Electronic Engineering Yonsei University Outline Introduction A glance at history
More informationPhotonic Integrated Circuits Made in Berlin
Fraunhofer Heinrich Hertz Institute Photonic Integrated Circuits Made in Berlin Photonic integration Workshop, Columbia University, NYC October 2015 Moritz Baier, Francisco M. Soares, Norbert Grote Fraunhofer
More informationLecture 4 INTEGRATED PHOTONICS
Lecture 4 INTEGRATED PHOTONICS What is photonics? Photonic applications use the photon in the same way that electronic applications use the electron. Devices that run on light have a number of advantages
More informationOC-48 SR-1 / STM I16.1 Long wavelength SFP Transceiver RoHS, SFF-8472 Compliant Specification: F414S17413-D
Product Overview The F414S17413-D of Small Form Factor Pluggable (SFP) transceiver module is specifically designed for high performance integrated duplex data link over single mode optical fiber. The high-speed
More informationEmerging Highly Compact Amplification Solutions for Coherent Transmission
Emerging Highly Compact Amplification Solutions for Coherent Transmission Market Focus ECOC 2017 Sep 20, 2017 Dr. Sanjai Parthasarathi Vice President, Product Marketing & Strategy II-VI Photonics Outline
More informationSilicon Photonics Opportunity, Applicatoins & Recent Results. Mario Paniccia, Director Photonics Technology Lab Intel Corporation
Silicon Photonics Opportunity, Applicatoins & Recent Results Mario Paniccia, Director Photonics Technology Lab Intel Corporation Intel Corporation CREOL April 1 2005 Agenda Opportunity for Silicon Photonics
More informationDesign Rules for Silicon Photonics Prototyping
Design Rules for licon Photonics Prototyping Version 1 (released February 2008) Introduction IME s Photonics Prototyping Service offers 248nm lithography based fabrication technology for passive licon-on-insulator
More informationSignal Integrity Modeling and Measurement of TSV in 3D IC
Signal Integrity Modeling and Measurement of TSV in 3D IC Joungho Kim KAIST joungho@ee.kaist.ac.kr 1 Contents 1) Introduction 2) 2.5D/3D Architectures with TSV and Interposer 3) Signal integrity, Channel
More informationChip-Scale Package Fiber Optic Transceiver Integration for Harsh Environments. Chuck Tabbert
Chip-Scale Package Fiber Optic Transceiver Integration for Harsh Environments Chuck Tabbert ctabbert@ultracomm-inc.com (505) 823-1293 Agenda Corporate Overview Motivation Background Technology Wide Temperature
More informationMulti-Rate up to 2.7G 18 CH CWDM SFP Transceiver RoHS, SFF-8472 Compliant Specification: F419S174XX-D
Product Overview The F419S174XX-D of Small Form Factor Pluggable (SFP) transceiver module is specifically designed for high performance integrated duplex data link over single mode optical fiber. The high-speed
More informationExamination Optoelectronic Communication Technology. April 11, Name: Student ID number: OCT1 1: OCT 2: OCT 3: OCT 4: Total: Grade:
Examination Optoelectronic Communication Technology April, 26 Name: Student ID number: OCT : OCT 2: OCT 3: OCT 4: Total: Grade: Declaration of Consent I hereby agree to have my exam results published on
More informationIST IP NOBEL "Next generation Optical network for Broadband European Leadership"
DBR Tunable Lasers A variation of the DFB laser is the distributed Bragg reflector (DBR) laser. It operates in a similar manner except that the grating, instead of being etched into the gain medium, is
More information450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.
450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum 2013 July 10, 2013 Doug Shelton Canon USA Inc. Introduction Half Pitch [nm] 2013 2014 2015 2016 2017 2018
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationEMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING
EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING Henry H. Utsunomiya Interconnection Technologies, Inc. Suwa City, Nagano Prefecture, Japan henryutsunomiya@mac.com ABSTRACT This presentation will outline
More informationSenior Project Manager / Keysight Joe Lin 林昭彥
Senior Project Manager / Keysight 2017.04.17 Joe Lin 林昭彥 How do you build a 400G optical link? Multimode fiber or single-mode fiber? IEEE 802.3bs 400G will use both multimode fiber for 100 meter spans
More informationFlip-Chip for MM-Wave and Broadband Packaging
1 Flip-Chip for MM-Wave and Broadband Packaging Wolfgang Heinrich Ferdinand-Braun-Institut für Höchstfrequenztechnik (FBH) Berlin / Germany with contributions by F. J. Schmückle Motivation Growing markets
More information200mm and 300mm Test Patterned Wafers for Bonding Process Applications SKW ASSOCIATES, INC.
C M P C h a r a c t e r I z a t I o n S o l u t I o n s 200mm and 300mm Test Patterned Wafers for Bonding Process Applications SKW ASSOCIATES, INC. 2920 Scott Blvd., Santa Clara, CA 95054 Tel: 408-919-0094,
More information2.5D & 3D Package Signal Integrity A Paradigm Shift
2.5D & 3D Package Signal Integrity A Paradigm Shift Nozad Karim Technology & Platform Development November, 2011 Enabling a Microelectronic World Content Traditional package signal integrity vs. 2.5D/3D
More informationTesting of Complex Digital Chips. Juri Schmidt Advanced Seminar
Testing of Complex Digital Chips Juri Schmidt Advanced Seminar - 11.02.2013 Outline Motivation Why testing is necessary Background Chip manufacturing Yield Reasons for bad Chips Design for Testability
More informationIntegrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI
1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward
More informationInnovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow
Project Overview Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow Mar-2017 Presentation outline Project key facts Motivation Project objectives Project
More informationMulti-gigabit intra-satellite interconnects employing multi-core fibers and optical engines
VTT TECHNICAL RESEARCH CENTRE OF FINLAND LTD at ICSO conference 19 Oct 2016 Multi-gigabit intra-satellite interconnects employing multi-core fibers and optical engines Mikko Karppinen et al. VTT P. Westbergh,
More informationIBM T. J. Watson Research Center IBM Corporation
Broadband Silicon Photonic Switch Integrated with CMOS Drive Electronics B. G. Lee, J. Van Campenhout, A. V. Rylyakov, C. L. Schow, W. M. J. Green, S. Assefa, M. Yang, F. E. Doany, C. V. Jahnes, R. A.
More informationFigure 1 Basic waveguide structure
Recent Progress in SOI Nanophotonic Waveguides D. Van Thourhout, P. Dumon, W. Bogaerts, G. Roelkens, D. Taillaert, G. Priem, R. Baets IMEC-Ghent University, Department of Information Technology, St. Pietersnieuwstraat
More informationDATASHEET CADENCE QRC EXTRACTION
DATASHEET Cadence QRC Etraction, the industry s premier 3D fullchip parasitic etractor that is independent of design style or flow, is a fast and accurate RLCK etraction solution used during design implementation
More information