Integrated Photonics using the POET Optical InterposerTM Platform

Size: px
Start display at page:

Download "Integrated Photonics using the POET Optical InterposerTM Platform"

Transcription

1 Integrated Photonics using the POET Optical InterposerTM Platform Dr. Suresh Venkatesan CIOE Conference Shenzhen, China Sept. 5, 2018 POET Technologies Inc. TSXV: PUBLIC POET PTK.V Technologies Inc. PUBLIC 11

2 The greatest single breakthrough in the near term will be the integration of photonics into SiP products - Bill Bottoms, co-chairman Heterogenous Integration Roadmap (HIR) committee [EE Times, Dylan McGrath 8/24/2018] The Future is NOW. Introducing The POET Optical Interposer POET Technologies Inc. PUBLIC 22

3 Agenda Motivation POET Optical Interposer Technology Advantages Summary POET Technologies Inc. TSXV: PTK.V PUBLIC POET Technologies Inc. PUBLIC 3 3

4 Agenda Motivation POET Optical Interposer Technology Advantages Summary POET Technologies Inc. TSXV: PTK.V PUBLIC POET Technologies Inc. PUBLIC 4 4

5 Data Communications market fueled by growth in connectivity Exabytes per month % CAGR Gaming (1%,4%) File Sharing (8%,3%) Web/Data (18%,11%) IP VOD (22%,14.5%) 0 Internet Video (51%,67.4%) Source: Cisco VNI Global IP Traffic Forecast; Old phone Kbps Kilo=10 3 Home Mbps Mega = 10 6 Datacenter Gbps Giga = 10 9 Front plates Tbps Tera = Traffic Peta = Traffic Today Exa = Annual global cloud traffic is set to exceed 14 zettabytes by 2020 Traffic Tomorrow Zetta = Yotta = POET Technologies Inc. TSXV: PTK.V PUBLIC POET Technologies Inc. PUBLIC 5 5

6 Mega data centers require new technology Need smaller, faster, cheaper and lower power integrated photonic transceivers The economic end of Moore s Law is here. Heterogenous Integration separately manufactured silicon and non-silicon components integrated into a higher level system in a 3D system in package Heterogenous Integration involves - components, design components, packaging technologies, materials, thermal management, supply chain POET is employing the concepts of heterogenous integration to create Integrated Photonics Optical Engines Mega Data Centers built by Others POET Technologies Inc. TSXV: POET PTK.V Technologies PUBLIC Inc. PUBLIC 6 6

7 Cost is King Why Integration Matters Wafer Fab Costs The POET Interposer Solution Packaging and Testing Costs Photonics Electronics 0% 50% 100% Packaging and testing = > 80% of total cost of a conventional photonics components Applying proven wafer-scale semiconductor manufacturing techniques can achieve : Dramatically reduced component cost Improved size, power, cost, speed, reliability and scalability New functionalities Chip Scale Hybrid Assembly of electronic and photonic components POET Technologies Inc. TSXV: PTK.V PUBLIC POET Technologies Inc. PUBLIC 77

8 Agenda Motivation POET Optical Interposer Technology Advantages Summary POET Technologies Inc. TSXV: PTK.V PUBLIC POET Technologies Inc. PUBLIC 8 8

9 Three Approaches to Optical Engine / Transceiver Manufacturing Integrated Conventional Assembled one at a time Components placed manually Optically align each placement High component cost High assembly cost Final test upon completion Silicon Photonics Monolithic chip integration, except: Lasers not wafer scale so need active alignment High insertion losses, no high volume commercial integrated mux-demux High cost per die and wasted real estate for laser attach Final test upon completion A device, not a Platform POET Optical Interposer Multi-chip module approach Use known good die No active alignment Low insertion losses Wafer level assembly, packaging and test Low cost per die High final yield High performance detectors and integrated mux-demux True Platform Technology POET Technologies Inc. PUBLIC POET Technologies Inc. TSXV: PTK.V PUBLIC 99

10 Chip-scale Integration using POET s Optical Interposer Electrical Interposer Electrical Die 2 Electrical Die 1 Electrical Die 2 Electrical Interconnections Electrical Die 1 Optical Interposer Electrical Die 1 Electrical Die 2 Optical Optical Die 1 Die 2 Waveguides Optical Layer Electrical Layer Electrical Die 1 Electrical Die 2 Optical Die 1,2 First practical application of 3D semi fabrication processes to photonic interposer devices: Flip chip and under-bump metal Through silicon vias (TSVs) Pick and place assembly Wafer-level test, burn-in and packaging Compatible with Si CMOS processing POET Technologies Inc. TSXV: POET PTK.V Technologies PUBLIC Inc. PUBLIC 10 10

11 POET s Optical Interposer Platform Wafer Level Hermetic Cap (Optional) Extending the functionality of electrical interposers with Optical Waveguides Z-height Alignment Stops Active Die Metal Waveguide Layer Optical Axis Low Loss, Low Stress and Low Temperature waveguides enable integration with conventional silicon technology Wirebond Pad Cu Trace Solder Bump on Die Side Active Die Attach Waveguides built above top metal enables integration with IC s Optional TSV Thermal Management Multi-level (Optical) Cu backend. Interposer can include passives such as resistors, MIM caps, etc. High Resistivity Silicon Substrate Scribe Street and Fiber Groove Passive alignment of optics using optical reference planes designed into Optical Interposer and advancements in CMOS packaging technology for x & y alignment POET Technologies Inc. TSXV: POET PTK.V Technologies PUBLIC Inc. PUBLIC 11 11

12 POET Optical Interposer Platform A multi-purpose integration platform with unique benefits for transceiver manufacturers in datacom and telecom Proprietary Dielectric Waveguides eliminate costly components and active alignment Ultra-low loss material improves coupling efficiency Athermal not sensitive to temperature changes Passive devices embedded in dielectric at no added cost System Architecture allows optimal power/performance/cost Small form factor and elegant lateral optical axis design High scalability for multiple protocols and increasing data rates High flexibility platform for customized applications Full Wafer-level Integration of all components Fabrication, test, packaging all at wafer level Hundreds of modules vs. one module at a time Known good device assembly improves yield and lowers cost True Silicon CMOS compatibility a disruptive advantage On-chip integration with electronic devices Competitive waveguides (glass, silica, SiN) NOT compatible with CMOS Multiple applications beyond transceivers POET Technologies Inc. TSXV: PTK.V PUBLIC POET Technologies Inc. PUBLIC 12 12

13 Agenda Motivation POET Optical Interposer Technology Advantages Summary POET Technologies Inc. TSXV: PTK.V PUBLIC POET Technologies Inc. PUBLIC 13 13

14 POET Optical Interposer Technology - Essential Features Material Properties of Dielectric Waveguides Varying Index Multi-Layer Waveguides Low Transmission Losses High Coupling Efficiency to InP actives and Fiber Filter Functionality in the Waveguides Passive Pick and Place Wafer Scale Assembly POET Technologies Inc. TSXV: PTK.V PUBLIC

15 1 Material Properties of Dielectric Waveguides Bulk Material Loss Waveguide 2017 l=1302nm Loss= 3.2dB/cm l=1553nm Loss= 3.05dB/cm Full Wafer Characterization Buffer 2018 Material Improvement to <0.2dB/cm loss Material Loss < 0.2dB/cm Low Loss for both O Band and C Band POET Technologies Inc. TSXV: PTK.V PUBLIC 15

16 2 Varying Index Multi-Layer Waveguides AWG chip with fiber matching SSCs Intrinsically Coupled Multiple Waveguides of different refractive index Transitions managed with simple lithography Compatible with Mode Profiles of Single Mode Fiber, Laser Source or Detectors Input Fiber Mode Input SSC Mode Small Waveguide Mode SSC Small Waveguide Mode Output SSC Mode SSCs Output Fiber Mode Mode Conversion enabled using multi-waveguide technology POET Technologies Inc. TSXV: PTK.V PUBLIC 16

17 2 Varying Index Multi-Layer Waveguides Patterned single mode waveguides Measured Simulated Excellent Mode control of the fundamental mode through optimized design and patterning POET Technologies Inc. TSXV: PTK.V PUBLIC 17

18 3 Low Transmission Losses Fiber LOSS IN STRAIGHT WAVEGUIDES (2X Coupling Loss + Transmission Loss) Simulated Coupling Loss : 0.36dB/side Transmission Loss is < 0.5dB/cm MEASURED CALCULATED <0.5dB/cm Transmission Loss minimal impact of surface roughness <0.5dB coupling loss to SMF with appropriate waveguide design POET Technologies Inc. TSXV: PTK.V PUBLIC 18

19 4 High Coupling Efficiency to InP actives and Fiber Big-spot waveguide at dielectric chip facet -0.5 db Big-spot waveguide at InP chip facet -0.5 db InP actives and Dielectric Waveguides co-optimized for peak coupling efficiency POET Technologies Inc. TSXV: PTK.V PUBLIC 19

20 4 Hybrid Integration of Dielectric and InP Chips Dielectric Waveguide coupled to InP PIN Receiver with integrated SSC B. Responsivity measured with waveguide coupling InP Chip with SSC Fiber A. Responsivity measured with fiber coupling A. 0.6dB improvement in coupling matches simulations InP Chip with SSC P in Dielectric Waveguide IO Fiber B. P in <1dB coupling efficiency achievable between dielectric waveguide and InP active chip through passive alignment POET Technologies Inc. TSXV: PTK.V PUBLIC 20

21 5 Grating Functionality in Dielectric Waveguides Low Loss (3dB insertion loss) -30dB cross talk No Polarization dependence Temperature independent grating stability. New designs and process improvements in progress to meet the bandwidth requirements of CWDM POET Technologies Inc. TSXV: PTK.V PUBLIC 21

22 6 Passive pick and place alignment for Wafer Scale Assembly High Accuracy Assembly for Hybrid Integration Photonic Platform (HIPP) Assembled PSM4 HIPP Receive Engines High Placement Accuracy: < +/- 3σ High Speed Automatic Assembly: UPH > 130 Support Process Offset Compensation for mass production with high placement accuracy High bonding accuracy and high speed demonstrated ( 0.5um) for passive placement of InP active die on Optical Interposer POET Technologies Inc. TSXV: PTK.V PUBLIC 22

23 Agenda Motivation POET Optical Interposer Technology Advantages Summary POET Technologies Inc. TSXV: PTK.V PUBLIC POET Technologies Inc. PUBLIC 23 23

24 A Compelling Price Difference for Optical Engines POET Technologies Inc. TSXV: PTK.V PUBLIC POET Technologies Inc. PUBLIC 24 24

25 400G Data Center Interconnects 400G DR4 Modulator Array 50G Baud Modulator 50G Baud PIN Optical Interposer enables a low cost assembly platform for 400G DR4 and multi-channel architectures (FR4 and FR8) Cost of 8 channel optics mitigated through use of low cost Mux/De-Mux utilizing Dielectric Gratings integrated into the interposer Enables low cost 400G using 50Gbaud optics and avoids expensive DSP and gear ratio modification Co-design active components and the optical interposer to enable passive placement 400G FR8 Modulator Array 50G Baud Modulator 50G Baud PIN Pick/Place die attach of GC Array and PIN & Modulator arrays High Coupling efficiency enables external cavity laser form factors Wafer level hermetic seal and wafer level test POET Technologies Inc. TSXV: PTK.V PUBLIC POET Technologies Inc. PUBLIC POET Technologies Inc. TSXV: PTK.V PUBLIC 25

26 Broad Range of Applications Data centers Telecom Networking Automotive Industrial Sensing High Performance Computing POET Technologies Inc. TSXV: PTK.V PUBLIC POET Technologies Inc. PUBLIC 26 26

27 Agenda Motivation POET Optical Interposer Technology Advantages Summary POET Technologies Inc. TSXV: PTK.V PUBLIC POET Technologies Inc. PUBLIC 27 27

28 POET s Optical Interposer Platform Receive Optical Engines Quad PIN 100G Quad PIN 400G CWDM and LR4 Filters Waveguide integrated Interposers Assembly Dicing Ongoing Ongoing Transmit Optical Engines 25G DML 100G 25G EML 100G Hermetic Seal Gain Chips + External Cavity Laser For 400G Ongoing Ongoing Ongoing 1H 2019 Development POET Technologies Inc. TSXV: POET PTK.V Technologies PUBLIC Inc. PUBLIC 28 28

29 Summary The POET Optical Interposer TM is a NOVEL integration and assembly platform for Photonics POET enables an Optical Multi-Chip Module using Chip Scale Packaging technology tailored for Photonics Addressing large and rapidly growing sensing, datacom and telecom markets POET products address multi-billion USD datacom market, growing at >25% CAGR Highly differentiated, IP protected technology Low-cost leadership with highly scalable technology and Known Good Die assembly Leveraging innovative Optical Interposer platform architecture & proprietary dielectric waveguides Significant technology development and product qualification progress Manufacturing, assembly and test capabilities and supply chain partners established POET Technologies Inc. PUBLIC 2929 POET Technologies Inc. TSXV: PTK.V PUBLIC

30 Thank You! Learn more at Booths 2512, POET Technologies Inc. PUBLIC 30

Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap

Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap Peter De Dobbelaere Luxtera Inc. 09/19/2016 Luxtera Proprietary www.luxtera.com Luxtera Company Introduction $100B+ Shift

More information

NEXT GENERATION SILICON PHOTONICS FOR COMPUTING AND COMMUNICATION PHILIPPE ABSIL

NEXT GENERATION SILICON PHOTONICS FOR COMPUTING AND COMMUNICATION PHILIPPE ABSIL NEXT GENERATION SILICON PHOTONICS FOR COMPUTING AND COMMUNICATION PHILIPPE ABSIL OUTLINE Introduction Platform Overview Device Library Overview What s Next? Conclusion OUTLINE Introduction Platform Overview

More information

Silicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging

Silicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging Silicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging M. Asghari Kotura Inc April 27 Contents: Who is Kotura Choice of waveguide technology Challenges and merits of Si photonics

More information

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI Lecture: Integration of silicon photonics with electronics Prepared by Jean-Marc FEDELI CEA-LETI Context The goal is to give optical functionalities to electronics integrated circuit (EIC) The objectives

More information

Opportunities and challenges of silicon photonics based System-In-Package

Opportunities and challenges of silicon photonics based System-In-Package Opportunities and challenges of silicon photonics based System-In-Package ECTC 2014 Panel session : Emerging Technologies and Market Trends of Silicon Photonics Speaker : Stéphane Bernabé (Leti Photonics

More information

Light source approach for silicon photonics transceivers September Fiber to the Chip

Light source approach for silicon photonics transceivers September Fiber to the Chip Light source approach for silicon photonics transceivers September 2014 Fiber to the Chip Silicon Photonics Silicon Photonics Technology: Silicon material system & processing techniques to manufacture

More information

Si Photonics Technology Platform for High Speed Optical Interconnect. Peter De Dobbelaere 9/17/2012

Si Photonics Technology Platform for High Speed Optical Interconnect. Peter De Dobbelaere 9/17/2012 Si Photonics Technology Platform for High Speed Optical Interconnect Peter De Dobbelaere 9/17/2012 ECOC 2012 - Luxtera Proprietary www.luxtera.com Overview Luxtera: Introduction Silicon Photonics: Introduction

More information

Si photonics for the Zettabyte Era. Marco Romagnoli. CNIT & TeCIP - Scuola Superiore Sant Anna

Si photonics for the Zettabyte Era. Marco Romagnoli. CNIT & TeCIP - Scuola Superiore Sant Anna Si photonics for the Zettabyte Era Marco Romagnoli CNIT & TeCIP - Scuola Superiore Sant Anna Semicon 2013 Dresden 8-10 October 2013 Zetabyte era Disaggregation at system level Integration at chip level

More information

New Wave SiP solution for Power

New Wave SiP solution for Power New Wave SiP solution for Power Vincent Lin Corporate R&D ASE Group APEC March 7 th, 2018 in San Antonio, Texas. 0 Outline Challenges Facing Human Society Energy, Environment and Traffic Autonomous Driving

More information

Convergence Challenges of Photonics with Electronics

Convergence Challenges of Photonics with Electronics Convergence Challenges of Photonics with Electronics Edward Palen, Ph.D., P.E. PalenSolutions - Optoelectronic Packaging Consulting www.palensolutions.com palensolutions@earthlink.net 415-850-8166 October

More information

Silicon Photonics Opportunity, applications & Recent Results

Silicon Photonics Opportunity, applications & Recent Results Silicon Photonics Opportunity, applications & Recent Results Dr. Mario Paniccia Intel Fellow Director, Photonics Technology Lab Intel Corporation www.intel.com/go/sp Purdue University Oct 5 2007 Agenda

More information

Innovations in Photonic Integration Platforms

Innovations in Photonic Integration Platforms Innovations in Photonic Integration Platforms September 20, 20 Burgeoning Growth Demand Disruptive Technology Video content is fast becoming a larger percentage of total internet traffic 50% Video services

More information

IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging

IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging Christophe Kopp, St ephane Bernab e, Badhise Ben Bakir,

More information

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D 450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D Doug Anberg VP, Technical Marketing Ultratech SOKUDO Lithography Breakfast Forum July 10, 2013 Agenda Next Generation Technology

More information

Silicon Photonics Photo-Detector Announcement. Mario Paniccia Intel Fellow Director, Photonics Technology Lab

Silicon Photonics Photo-Detector Announcement. Mario Paniccia Intel Fellow Director, Photonics Technology Lab Silicon Photonics Photo-Detector Announcement Mario Paniccia Intel Fellow Director, Photonics Technology Lab Agenda Intel s Silicon Photonics Research 40G Modulator Recap 40G Photodetector Announcement

More information

Envisioning the Future of Optoelectronic Interconnects:

Envisioning the Future of Optoelectronic Interconnects: Envisioning the Future of Optoelectronic Interconnects: The Production Economics of InP and Si Platforms for 100G Ethernet LAN Transceivers Shan Liu Dr. Erica Fuchs Prof. Randolph Kirchain MIT Microphotonics

More information

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division Semiconductor and LED Markets Jon Sabol Vice President and General Manager Semiconductor and LED Division Semiconductor & LED Investing in Semiconductor and LED $ Millions 300 200 27% CAGR 100 0 * FY06

More information

3D Integration Using Wafer-Level Packaging

3D Integration Using Wafer-Level Packaging 3D Integration Using Wafer-Level Packaging July 21, 2008 Patty Chang-Chien MMIC Array Receivers & Spectrographs Workshop Pasadena, CA Agenda Wafer-Level Packaging Technology Overview IRAD development on

More information

Disruptive Developments for Advanced Die Attach to Tackle the Challenges of Heterogeneous Integration

Disruptive Developments for Advanced Die Attach to Tackle the Challenges of Heterogeneous Integration Disruptive Developments for Advanced Die Attach to Tackle the Challenges of Heterogeneous Integration Hugo Pristauz & Andreas Mayr, Besi Austria presented by: Stefan Behler, Besi Switzerland ECTC 2018

More information

The Future of Packaging ~ Advanced System Integration

The Future of Packaging ~ Advanced System Integration The Future of Packaging ~ Advanced System Integration Enabling a Microelectronic World R. Huemoeller SVP, Adv. Product / Platform Develop June 2013 Product Segments End Market % Share Summary 2 New Product

More information

Scalable Electro-optical Assembly Techniques for Silicon Photonics

Scalable Electro-optical Assembly Techniques for Silicon Photonics Scalable Electro-optical Assembly Techniques for Silicon Photonics Bert Jan Offrein, Tymon Barwicz, Paul Fortier OIDA Workshop on Manufacturing Trends for Integrated Photonics Outline Broadband large channel

More information

Chip-Scale Package Fiber Optic Transceiver Integration for Harsh Environments. Chuck Tabbert

Chip-Scale Package Fiber Optic Transceiver Integration for Harsh Environments. Chuck Tabbert Chip-Scale Package Fiber Optic Transceiver Integration for Harsh Environments Chuck Tabbert ctabbert@ultracomm-inc.com (505) 823-1293 Agenda Corporate Overview Motivation Background Technology Wide Temperature

More information

The 3D Silicon Leader

The 3D Silicon Leader The 3D Silicon Leader 3D Silicon IPD for smaller and more reliable Implantable Medical Devices ATW on Advanced Packaging for Wireless Medical Devices Mohamed Mehdi Jatlaoui, Sébastien Leruez, Olivier Gaborieau,

More information

License to Speed: Extreme Bandwidth Packaging

License to Speed: Extreme Bandwidth Packaging License to Speed: Extreme Bandwidth Packaging Sean S. Cahill VP, Technology BridgeWave Communications Santa Clara, California, USA BridgeWave Communications Specializing in 60-90 GHz Providing a wireless

More information

Flip chip Assembly with Sub-micron 3D Re-alignment via Solder Surface Tension

Flip chip Assembly with Sub-micron 3D Re-alignment via Solder Surface Tension Flip chip Assembly with Sub-micron 3D Re-alignment via Solder Surface Tension Jae-Woong Nah*, Yves Martin, Swetha Kamlapurkar, Sebastian Engelmann, Robert L. Bruce, and Tymon Barwicz IBM T. J. Watson Research

More information

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative POSSUM TM Die Design as a Low Cost 3D Packaging Alternative The trend toward 3D system integration in a small form factor has accelerated even more with the introduction of smartphones and tablets. Integration

More information

Putting PICs in Products A Practical Guideline. Katarzyna Ławniczuk

Putting PICs in Products A Practical Guideline. Katarzyna Ławniczuk Putting PICs in Products A Practical Guideline Katarzyna Ławniczuk k.lawniczuk@brightphotonics.eu Outline Product development considerations Selecting PIC technology Design flow and design tooling considerations

More information

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING Henry H. Utsunomiya Interconnection Technologies, Inc. Suwa City, Nagano Prefecture, Japan henryutsunomiya@mac.com ABSTRACT This presentation will outline

More information

inemi OPTOELECTRONICS ROADMAP FOR 2004 Dr. Laura J. Turbini University of Toronto SMTA International September 26, 2005

inemi OPTOELECTRONICS ROADMAP FOR 2004 Dr. Laura J. Turbini University of Toronto SMTA International September 26, 2005 inemi OPTOELECTRONICS ROADMAP FOR 2004 0 Dr. Laura J. Turbini University of Toronto SMTA International September 26, 2005 Outline Business Overview Traditional vs Jisso Packaging Levels Optoelectronics

More information

Silicon Photonics and Skorpios Technology Platform. Market Watch ECOC Cannes - September 22, 2014 A. Viglienzoni

Silicon Photonics and Skorpios Technology Platform. Market Watch ECOC Cannes - September 22, 2014 A. Viglienzoni Silicon Photonics and Skorpios Technology Platform Market Watch ECOC Cannes - September 22, 2014 A. Viglienzoni Agenda Preamble Need for Photonics and Integrated Optics Why Current Models Cannot Deliver

More information

Modeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications

Modeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications Modeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications Brett Sawyer, Bruce C. Chou, Saumya Gandhi, Jack Mateosky, Venky Sundaram, and Rao Tummala 3D

More information

Microphotonics Readiness for Commercial CMOS Manufacturing. Marco Romagnoli

Microphotonics Readiness for Commercial CMOS Manufacturing. Marco Romagnoli Microphotonics Readiness for Commercial CMOS Manufacturing Marco Romagnoli MicroPhotonics Consortium meeting MIT, Cambridge October 15 th, 2012 Passive optical structures based on SOI technology Building

More information

Fiber Optics for Harsh Environments ICSO Chuck Tabbert

Fiber Optics for Harsh Environments ICSO Chuck Tabbert Fiber Optics for Harsh Environments ICSO 2016 Chuck Tabbert VP Sales & Marketing Ultra Communications (505) 823-1293 ctabbert@ultracomm-inc.com www.ultracomm-inc.com If anyone would like copy of briefing

More information

New silicon photonics technology delivers faster data traffic in data centers

New silicon photonics technology delivers faster data traffic in data centers Edition May 2017 Silicon Photonics, Photonics New silicon photonics technology delivers faster data traffic in data centers New transceiver with 10x higher bandwidth than current transceivers. Today, the

More information

Electronic-Photonic ICs for Low Cost and Scalable Datacenter Solutions

Electronic-Photonic ICs for Low Cost and Scalable Datacenter Solutions Electronic-Photonic ICs for Low Cost and Scalable Datacenter Solutions Christoph Theiss, Director Packaging Christoph.Theiss@sicoya.com 1 SEMICON Europe 2016, October 27 2016 Sicoya Overview Spin-off from

More information

Laminate Based Fan-Out Embedded Die Technologies: The Other Option

Laminate Based Fan-Out Embedded Die Technologies: The Other Option Laminate Based Fan-Out Embedded Die Technologies: The Other Option Theodore (Ted) G. Tessier, Tanja Karila*, Tuomas Waris*, Mark Dhaenens and David Clark FlipChip International, LLC 3701 E University Drive

More information

Chip Scale Package Fiber Optic Transceiver Integration for Harsh Environments

Chip Scale Package Fiber Optic Transceiver Integration for Harsh Environments Chip Scale Package Fiber Optic Transceiver Integration for Harsh Environments Chuck Tabbert and Charlie Kuznia Ultra Communications, Inc. 990 Park Center Drive, Suite H Vista, CA, USA, 92081 ctabbert@

More information

Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow

Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow Project Overview Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow Mar-2017 Presentation outline Project key facts Motivation Project objectives Project

More information

Fraunhofer IZM - ASSID

Fraunhofer IZM - ASSID FRAUNHOFER-INSTITUT FÜR Zuverlässigkeit und Mikrointegration IZM Fraunhofer IZM - ASSID All Silicon System Integration Dresden Heterogeneous 3D Wafer Level System Integration 3D system integration is one

More information

Packaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007

Packaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007 Packaging Roadmap: The impact of miniaturization Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007 The Challenges for the Next Decade Addressing the consumer experience using the converged

More information

Cisco PONC Pavan Voruganti Senior Product Manager. March 2015

Cisco PONC Pavan Voruganti Senior Product Manager. March 2015 Cisco PONC 2015 Pavan Voruganti Senior Product Manager March 2015 Bandwidth Explosion With a progressive uptake of video, IP, audio and cloud the compound annual growth rate (CAGR) of IP traffic is above

More information

Si and InP Integration in the HELIOS project

Si and InP Integration in the HELIOS project Si and InP Integration in the HELIOS project J.M. Fedeli CEA-LETI, Grenoble ( France) ECOC 2009 1 Basic information about HELIOS HELIOS photonics ELectronics functional Integration on CMOS www.helios-project.eu

More information

HOW TO CONTINUE COST SCALING. Hans Lebon

HOW TO CONTINUE COST SCALING. Hans Lebon HOW TO CONTINUE COST SCALING Hans Lebon OUTLINE Scaling & Scaling Challenges Imec Technology Roadmap Wafer size scaling : 450 mm 2 COST SCALING IMPROVED PERFORMANCE 3 GLOBAL TRAFFIC FORECAST Cloud Traffic

More information

Silicon Photonics: an Industrial Perspective

Silicon Photonics: an Industrial Perspective Silicon Photonics: an Industrial Perspective Antonio Fincato Advanced Programs R&D, Cornaredo, Italy OUTLINE 2 Introduction Silicon Photonics Concept 300mm (12 ) Photonic Process Main Silicon Photonics

More information

3D ICs: Recent Advances in the Industry

3D ICs: Recent Advances in the Industry 3D ICs: Recent Advances in the Industry Suresh Ramalingam Senior Director, Advanced Packaging Outline 3D IC Background 3D IC Technology Development Summary Acknowledgements Stacked Silicon Interconnect

More information

A Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate

A Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate Progress In Electromagnetics Research Letters, Vol. 74, 117 123, 2018 A Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate Jun Zhou 1, 2, *, Jiapeng Yang 1, Donglei Zhao 1, and Dongsheng

More information

Recent Developments in Multifunctional Integration. Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD

Recent Developments in Multifunctional Integration. Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD Recent Developments in Multifunctional Integration Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD Founding Participants 2 One-Stop-Shop for developments from wafer technologies

More information

Image Sensor Advanced Package Solution. Prepared by : JL Huang & KingPak RD division

Image Sensor Advanced Package Solution. Prepared by : JL Huang & KingPak RD division Image Sensor Advanced Package Solution Prepared by : JL Huang & KingPak RD division Contents CMOS image sensor marketing overview Comparison between different type of CMOS image sensor package Overview

More information

Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller

Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller Corporate Vice President, WW RnD & Technology Strategy 1 In the Beginning ewlb 2 Fan Out Packaging Emerges Introduction of Fan Out (ewlb) Marketed

More information

Silicon Interposers enable high performance capacitors

Silicon Interposers enable high performance capacitors Interposers between ICs and package substrates that contain thin film capacitors have been used previously in order to improve circuit performance. However, with the interconnect inductance due to wire

More information

Fabricating 2.5D, 3D, 5.5D Devices

Fabricating 2.5D, 3D, 5.5D Devices Fabricating 2.5D, 3D, 5.5D Devices Bob Patti, CTO rpatti@tezzaron.com Tezzar on Semiconduct or 04/15/2013 1 Gen4 Dis-Integrated 3D Memory DRAM layers 42nm node 2 million vertical connections per lay per

More information

Chip-ScalePackageFiberOptic TransceiverIntegrationforHarsh Environments. Chuck Tabbert (505)

Chip-ScalePackageFiberOptic TransceiverIntegrationforHarsh Environments. Chuck Tabbert (505) Chip-ScalePackageFiberOptic TransceiverIntegrationforHarsh Environments Chuck Tabbert ctabbert@ultracomm-inc.com (505) 823-1293 CorporateOverview Agenda Motivation BackgroundTechnology ChipScalePackageTechnology

More information

3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications

3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications 3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications Darryl Kostka, CST of America Taigon Song and Sung Kyu Lim, Georgia Institute of Technology Outline Introduction TSV Array

More information

Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films

Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films Hermetic Packaging Solutions using Borosilicate Glass Thin Films 1 Company Profile Company founded in 2006 ISO 9001:2008 qualified since 2011 Headquarters and Production in Dresden, Germany Production

More information

Silicon Light Machines Patents

Silicon Light Machines Patents 820 Kifer Road, Sunnyvale, CA 94086 Tel. 408-240-4700 Fax 408-456-0708 www.siliconlight.com Silicon Light Machines Patents USPTO No. US 5,808,797 US 5,841,579 US 5,798,743 US 5,661,592 US 5,629,801 US

More information

Zukunftstechnologie Dünnglasbasierte elektrooptische. Research Center of Microperipheric Technologies

Zukunftstechnologie Dünnglasbasierte elektrooptische. Research Center of Microperipheric Technologies Zukunftstechnologie Dünnglasbasierte elektrooptische Baugruppenträger Dr. Henning Schröder Fraunhofer IZM, Berlin, Germany Today/Overview Motivation: external roadmaps High Bandwidth and Channel Density

More information

Index. Cambridge University Press Silicon Photonics Design Lukas Chrostowski and Michael Hochberg. Index.

Index. Cambridge University Press Silicon Photonics Design Lukas Chrostowski and Michael Hochberg. Index. absorption, 69 active tuning, 234 alignment, 394 396 apodization, 164 applications, 7 automated optical probe station, 389 397 avalanche detector, 268 back reflection, 164 band structures, 30 bandwidth

More information

Thermal Management in the 3D-SiP World of the Future

Thermal Management in the 3D-SiP World of the Future Thermal Management in the 3D-SiP World of the Future Presented by W. R. Bottoms March 181 th, 2013 Smaller, More Powerful Portable Devices Are Driving Up Power Density Power (both power delivery and power

More information

A 3.9 ns 8.9 mw 4 4 Silicon Photonic Switch Hybrid-Integrated with CMOS Driver

A 3.9 ns 8.9 mw 4 4 Silicon Photonic Switch Hybrid-Integrated with CMOS Driver A 3.9 ns 8.9 mw 4 4 Silicon Photonic Switch Hybrid-Integrated with CMOS Driver A. Rylyakov, C. Schow, B. Lee, W. Green, J. Van Campenhout, M. Yang, F. Doany, S. Assefa, C. Jahnes, J. Kash, Y. Vlasov IBM

More information

IST IP NOBEL "Next generation Optical network for Broadband European Leadership"

IST IP NOBEL Next generation Optical network for Broadband European Leadership DBR Tunable Lasers A variation of the DFB laser is the distributed Bragg reflector (DBR) laser. It operates in a similar manner except that the grating, instead of being etched into the gain medium, is

More information

APSUNY PDK: Overview and Future Trends

APSUNY PDK: Overview and Future Trends APSUNY PDK: Overview and Future Trends Erman Timurdogan Analog Photonics, 1 Marina Park Drive, Suite 205, Boston, MA, 02210 erman@analogphotonics.com Silicon Photonics Integrated Circuit Process Design

More information

Specification for 100GBASE-DR4. Piers Dawe

Specification for 100GBASE-DR4. Piers Dawe Specification for 100GBASE-DR4 Piers Dawe IEEE P802.3bm, July 2013, Geneva IEEE P802.3bm, July 2013, Geneva Specification for 100GBASE-DR4 1 Supporters Arlon Martin Kotura IEEE P802.3bm, July 2013, Geneva

More information

Heinrich-Hertz-Institut Berlin

Heinrich-Hertz-Institut Berlin NOVEMBER 24-26, ECOLE POLYTECHNIQUE, PALAISEAU OPTICAL COUPLING OF SOI WAVEGUIDES AND III-V PHOTODETECTORS Ludwig Moerl Heinrich-Hertz-Institut Berlin Photonic Components Dept. Institute for Telecommunications,,

More information

International Technology Roadmap for Semiconductors. Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger - FormFactor

International Technology Roadmap for Semiconductors. Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger - FormFactor International Technology Roadmap for Semiconductors Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc - FormFactor Who are we? Why a roadmap? What is the purpose? Example Trends How can you

More information

Project Overview. Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow

Project Overview. Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow Project Overview Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow Presentation outline Key facts Consortium Motivation Project objective Project description

More information

High-speed Ge photodetector monolithically integrated with large cross silicon-on-insulator waveguide

High-speed Ge photodetector monolithically integrated with large cross silicon-on-insulator waveguide [ APPLIED PHYSICS LETTERS ] High-speed Ge photodetector monolithically integrated with large cross silicon-on-insulator waveguide Dazeng Feng, Shirong Liao, Roshanak Shafiiha. etc Contents 1. Introduction

More information

International Technology Roadmap for Semiconductors. Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger FormFactor

International Technology Roadmap for Semiconductors. Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger FormFactor International Technology Roadmap for Semiconductors Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger FormFactor Who are we? Why a roadmap? What is the purpose? Example Trends How

More information

Glass: Enabling Next-Generation, Higher Performance Solutions. Peter L. Bocko, Ph.D CTO Glass Technologies 5 September 2012

Glass: Enabling Next-Generation, Higher Performance Solutions. Peter L. Bocko, Ph.D CTO Glass Technologies 5 September 2012 Glass: Enabling Next-Generation, Higher Performance Solutions Peter L. Bocko, Ph.D CTO Glass Technologies 5 September 2012 Forward Looking And Cautionary Statements Certain statements in this presentation

More information

MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016

MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016 MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016 A*STAR S IME KICKS OFF CONSORTIA TO DEVELOP ADVANCED PACKAGING SOLUTIONS FOR NEXT-GENERATION INTERNET OF THINGS APPLICATIONS AND HIGH-PERFORMANCE WIRELESS

More information

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation West Coast Luncheon January 15, 2014. PROMEX PROMEX INDUSTRIES INC. MICROELECTRONICS ASSSEMBLY TECHNOLOGIES The QFN Platform as a Chip Packaging Foundation 3075 Oakmead Village Drive Santa Clara CA Ɩ 95051

More information

BCD Smart Power Roadmap Trends and Challenges. Giuseppe Croce NEREID WORKSHOP Smart Energy Bertinoro, October 20 th

BCD Smart Power Roadmap Trends and Challenges. Giuseppe Croce NEREID WORKSHOP Smart Energy Bertinoro, October 20 th BCD Smart Power Roadmap Trends and Challenges Giuseppe Croce NEREID WORKSHOP Smart Energy Bertinoro, October 20 th Outline 2 Introduction Major Trends in Smart Power ASICs An insight on (some) differentiating

More information

CHAPTER 2 POLARIZATION SPLITTER- ROTATOR BASED ON A DOUBLE- ETCHED DIRECTIONAL COUPLER

CHAPTER 2 POLARIZATION SPLITTER- ROTATOR BASED ON A DOUBLE- ETCHED DIRECTIONAL COUPLER CHAPTER 2 POLARIZATION SPLITTER- ROTATOR BASED ON A DOUBLE- ETCHED DIRECTIONAL COUPLER As we discussed in chapter 1, silicon photonics has received much attention in the last decade. The main reason is

More information

Pitch Reducing Optical Fiber Array Two-Dimensional (2D)

Pitch Reducing Optical Fiber Array Two-Dimensional (2D) PROFA Pitch Reducing Optical Fiber Array Two-Dimensional (2D) Pitch Reducing Optical Fiber Arrays (PROFAs) provide low loss coupling between standard optical fibers and photonic integrated circuits. Unlike

More information

Winter College on Optics: Fundamentals of Photonics - Theory, Devices and Applications February 2014

Winter College on Optics: Fundamentals of Photonics - Theory, Devices and Applications February 2014 2572-10 Winter College on Optics: Fundamentals of Photonics - Theory, Devices and Applications 10-21 February 2014 Photonic packaging and integration technologies II Sonia M. García Blanco University of

More information

High Frequency Single & Multi-chip Modules based on LCP Substrates

High Frequency Single & Multi-chip Modules based on LCP Substrates High Frequency Single & Multi-chip Modules based on Substrates Overview Labtech Microwave has produced modules for MMIC s (microwave monolithic integrated circuits) based on (liquid crystal polymer) substrates

More information

VERSATILE SILICON PHOTONIC PLATFORM FOR DATACOM AND COMPUTERCOM APPLICATIONS. B Szelag CEA-Leti

VERSATILE SILICON PHOTONIC PLATFORM FOR DATACOM AND COMPUTERCOM APPLICATIONS. B Szelag CEA-Leti VERSATILE SILICON PHOTONIC PLATFORM FOR DATACOM AND COMPUTERCOM APPLICATIONS B Szelag CEA-Leti OUTLINE Silicon photonic : 200mm CMOS core technology towards 300mm Emergent needs vs core process Technological

More information

Silicon nitride based TriPleX Photonic Integrated Circuits for sensing applications

Silicon nitride based TriPleX Photonic Integrated Circuits for sensing applications Silicon nitride based TriPleX Photonic Integrated Circuits for sensing applications Arne Leinse a.leinse@lionix-int.com 2 Our chips drive your business 2 What are Photonic ICs (PICs)? Photonic Integrated

More information

Chapter 2. Literature Review

Chapter 2. Literature Review Chapter 2 Literature Review 2.1 Development of Electronic Packaging Electronic Packaging is to assemble an integrated circuit device with specific function and to connect with other electronic devices.

More information

Lithography in our Connected World

Lithography in our Connected World Lithography in our Connected World SEMI Austin Spring Forum TOP PAN P R INTING CO., LTD MATER IAL SOLUTIONS DIVISION Toppan Printing Co., LTD A Broad-Based Global Printing Company Foundation: January 17,

More information

Low Power DSP and Photonic Integration in Optical Networks. Atul Srivastava CTO, NTT Electronics - America. Market Focus ECOC 2014

Low Power DSP and Photonic Integration in Optical Networks. Atul Srivastava CTO, NTT Electronics - America. Market Focus ECOC 2014 Low Power DSP and Photonic Integration in Optical Networks Atul Srivastava CTO, NTT Electronics - America Market Focus ECOC 2014 Outline 100G Deployment Rapid Growth in Long Haul Role of Modules New Low

More information

TGV2204-FC. 19 GHz VCO with Prescaler. Key Features. Measured Performance. Primary Applications Automotive Radar. Product Description

TGV2204-FC. 19 GHz VCO with Prescaler. Key Features. Measured Performance. Primary Applications Automotive Radar. Product Description 19 GHz VCO with Prescaler Key Features Frequency Range: 18.5 19.5 GHz Output Power: 7 dbm @ 19 GHz Phase Noise: -105 dbc/hz at 1 MHz offset, fc=19 GHz Prescaler Output Freq Range : 2.31 2.44 GHz Prescaler

More information

Silicon photonics platform for high volume manufacturing. Peter De Dobbelaere Luxtera Inc. 7/11/2018

Silicon photonics platform for high volume manufacturing. Peter De Dobbelaere Luxtera Inc. 7/11/2018 Silicon photonics platform for high volume manufacturing Peter De Dobbelaere Luxtera Inc. 7/11/2018 Luxtera Proprietary www.luxtera.com Outline Introduction Silicon Photonics Technology Wafer Process Modules

More information

Silicon Photonics for Mid-Board Optical Modules Marc Epitaux

Silicon Photonics for Mid-Board Optical Modules Marc Epitaux Silicon Photonics for Mid-Board Optical Modules Marc Epitaux Chief Architect at Samtec, Inc Outline Interconnect Solutions Mid-Board Optical Modules Silicon Photonics o Benefits o Challenges DragonFly

More information

David B. Miller Vice President & General Manager September 28, 2005

David B. Miller Vice President & General Manager September 28, 2005 Electronic Technologies Business Overview David B. Miller Vice President & General Manager September 28, 2005 Forward Looking Statement During the course of this meeting we may make forward-looking statements.

More information

Photo-Electronic Crossbar Switching Network for Multiprocessor Systems

Photo-Electronic Crossbar Switching Network for Multiprocessor Systems Photo-Electronic Crossbar Switching Network for Multiprocessor Systems Atsushi Iwata, 1 Takeshi Doi, 1 Makoto Nagata, 1 Shin Yokoyama 2 and Masataka Hirose 1,2 1 Department of Physical Electronics Engineering

More information

Processes for Flexible Electronic Systems

Processes for Flexible Electronic Systems Processes for Flexible Electronic Systems Michael Feil Fraunhofer Institut feil@izm-m.fraunhofer.de Outline Introduction Single sheet versus reel-to-reel (R2R) Substrate materials R2R printing processes

More information

Good Things Come in Small Cubes. Cube Optics Multiple 100G DWDM Testing March 2014

Good Things Come in Small Cubes. Cube Optics Multiple 100G DWDM Testing March 2014 Good Things Come in Small Cubes Cube Optics Multiple 100G DWDM Testing March 2014 VO0030_5.0 8.1.2014 Page 2 Why 100G in Metro? Data / IP Traffic grows and grows and grows Page 3 Metro traffic to grow

More information

Design and Modeling of Through-Silicon Vias for 3D Integration

Design and Modeling of Through-Silicon Vias for 3D Integration Design and Modeling of Through-Silicon Vias for 3D Integration Ivan Ndip, Brian Curran, Gerhard Fotheringham, Jurgen Wolf, Stephan Guttowski, Herbert Reichl Fraunhofer IZM & BeCAP @ TU Berlin IEEE Workshop

More information

Organic Packaging Substrate Workshop Overview

Organic Packaging Substrate Workshop Overview Organic Packaging Substrate Workshop Overview Organized by: International Electronics Manufacturing Initiative (inemi) Mario A. Bolanos November 17-18, 2009 1 Organic Packaging Substrate Workshop Work

More information

Polymer Interconnects for Datacom and Sensing. Department of Engineering, University of Cambridge

Polymer Interconnects for Datacom and Sensing. Department of Engineering, University of Cambridge Polymer Interconnects for Datacom and Sensing Richard Penty, Ian White, Nikos Bamiedakis, Ying Hao, Fendi Hashim Department of Engineering, University of Cambridge Outline Introduction and Motivation Material

More information

High efficient heat dissipation on printed circuit boards

High efficient heat dissipation on printed circuit boards High efficient heat dissipation on printed circuit boards Figure 1: Heat flux in a PCB Markus Wille Schoeller Electronics Systems GmbH www.schoeller-electronics.com Abstract This paper describes various

More information

Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract)

Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract) Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract) by Tom Strothmann, *Damien Pricolo, **Seung Wook Yoon, **Yaojian Lin STATS ChipPAC Inc.1711 W Greentree Drive Tempe,

More information

Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects

Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects By Mieke Van Bavel, science editor, imec, Belgium; Joris Van Campenhout, imec, Belgium; Wim Bogaerts, imec s associated

More information

Emerging Highly Compact Amplification Solutions for Coherent Transmission

Emerging Highly Compact Amplification Solutions for Coherent Transmission Emerging Highly Compact Amplification Solutions for Coherent Transmission Market Focus ECOC 2017 Sep 20, 2017 Dr. Sanjai Parthasarathi Vice President, Product Marketing & Strategy II-VI Photonics Outline

More information

Development of Vertical Spot Size Converter (SSC) with Low Coupling Loss Using 2.5%Δ Silica-Based Planar Lightwave Circuit

Development of Vertical Spot Size Converter (SSC) with Low Coupling Loss Using 2.5%Δ Silica-Based Planar Lightwave Circuit Development of Vertical Spot Size Converter (SSC) with Low Coupling Loss Using 2.5%Δ Silica-Based Planar Lightwave Circuit Yasuyoshi Uchida *, Hiroshi Kawashima *, and Kazutaka Nara * Recently, new planar

More information

Silicon Photonics Opportunity, Applicatoins & Recent Results. Mario Paniccia, Director Photonics Technology Lab Intel Corporation

Silicon Photonics Opportunity, Applicatoins & Recent Results. Mario Paniccia, Director Photonics Technology Lab Intel Corporation Silicon Photonics Opportunity, Applicatoins & Recent Results Mario Paniccia, Director Photonics Technology Lab Intel Corporation Intel Corporation CREOL April 1 2005 Agenda Opportunity for Silicon Photonics

More information

160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects

160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects 160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects Fuad Doany, Clint Schow, Jeff Kash C. Baks, D. Kuchta, L. Schares, & R. John IBM T. J. Watson Research Center doany@us.ibm.com

More information

WLCSP xwave for high frequency wafer probe applications

WLCSP xwave for high frequency wafer probe applications WLCSP xwave for high frequency wafer probe applications Xcerra Corporation Overview Introduction / Background cmwave and mmwave Market/applications and xwave Objectives / Goals Move from package test to

More information

4-Channel Optical Parallel Transceiver. Using 3-D Polymer Waveguide

4-Channel Optical Parallel Transceiver. Using 3-D Polymer Waveguide 4-Channel Optical Parallel Transceiver Using 3-D Polymer Waveguide 1 Description Fujitsu Component Limited, in cooperation with Fujitsu Laboratories Ltd., has developed a new bi-directional 4-channel optical

More information

Application Bulletin 240

Application Bulletin 240 Application Bulletin 240 Design Consideration CUSTOM CAPABILITIES Standard PC board fabrication flexibility allows for various component orientations, mounting features, and interconnect schemes. The starting

More information