SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS
|
|
- Helena Verity Booth
- 5 years ago
- Views:
Transcription
1 Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA--B and TIA/EIA-8-A and ITU Recommendations V. and X.7 Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments -State Driver and Receiver s Individual Driver and Receiver Enables Wide Positive and Negative Input/ Bus Voltage Ranges Driver Capability... ±6 ma Max Thermal Shutdown Protection Driver Positive and Negative Current Limiting Receiver Input Impedance... kω Min Receiver Input Sensitivity... ± mv Receiver Input Hysteresis... mv Typ Operate From Single -V Supply SLLSD JULY 98 REVISED APRIL SN676B...D OR P PACKAGE SN776B... D, P, OR PS PACKAGE (TOP VIEW) R RE DE D V CC B A GND description/ordering information The SN676B and SN776B differential bus transceivers are integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA--B and TIA/EIA-8-A and ITU Recommendations V. and X.7. The SN676B and SN776B combine a -state differential line driver and a differential input line receiver, both of which operate from a single -V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or V CC =. These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications. TA ORDERING INFORMATION PACKAGE ORDERABLE PART NUMBER TOP-SIDE MARKING PDIP (P) Tube of SN776BP SN776BP C to 7 C SOIC (D) Tube of 7 SN776BD Reel of SN776BDR 776B SOP (PS) Reel of SN776BPSR A76B PDIP (P) Tube of SN676BP SN676BP C to C Tube of 7 SN676BD SOIC (D) Reel of SN676BDR 676B Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright, Texas Instruments Incorporated On products compliant to MIL-PRF-8, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters. POST OFFICE BOX 6 DALLAS, TEXAS 76
2 SLLSD JULY 98 REVISED APRIL description/ordering information (continued) The driver is designed for up to 6 ma of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately C. The receiver features a minimum input impedance of kω, an input sensitivity of ± mv, and a typical input hysteresis of mv. The SN676B and SN776B can be used in transmission-line applications employing the SN77 and SN77 quadruple differential line drivers and SN77 and SN77 quadruple differential line receivers. Function Tables DRIVER INPUT ENABLE OUTPUTS D DE A B H H H L L H L H X L Z Z logic diagram (positive logic) RECEIVER DIFFERENTIAL INPUTS ENABLE OUTPUT A B RE R VID. V L H. V < VID <. V L? VID. V L L X H Z Open L? H = high level, L = low level,? = indeterminate, X = irrelevant, Z = high impedance (off) DE D RE R 6 7 A B Bus POST OFFICE BOX 6 DALLAS, TEXAS 76
3 SLLSD JULY 98 REVISED APRIL schematics of inputs and outputs EQUIVALENT OF EACH INPUT TYPICAL OF A AND B I/O PORTS TYPICAL OF RECEIVER OUTPUT VCC R(eq) VCC VCC 8 Ω NOM Input 6.8 kω NOM 96 Ω NOM 96 Ω NOM Driver input: R(eq) = kω NOM Enable inputs: R(eq )= 8 kω NOM R(eq) = Equivalent Resistor Input/ Port GND absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC (see Note ) V Voltage range at any bus terminal V to V Enable input voltage, V I V Package thermal impedance, θ JA (see Notes and ): D package C/W P package C/W PS package C/W Operating virtual junction temperature, T J C Lead temperature,6 mm (/6 inch) from case for seconds C Storage temperature range, T stg C to C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.. Maximum power dissipation is a function of TJ(max), θ JA, and TA. The maximum allowable power dissipation at any allowable ambient temperature is PD = (TJ(max) TA)/θ JA. Operating at the absolute maximum TJ of C can affect reliability.. The package thermal impedance is calculated in accordance with JESD -7. POST OFFICE BOX 6 DALLAS, TEXAS 76
4 SLLSD JULY 98 REVISED APRIL recommended operating conditions MIN TYP MAX UNIT VCC Supply voltage.7. V VI or VIC Voltage at any bus terminal (separately or common mode) 7 V VIH High-level input voltage D, DE, and RE V VIL Low-level input voltage D, DE, and RE.8 V VID Differential input voltage (see Note ) ± V IOH High-level output current Driver 6 ma Receiver µa IOL Low-level output current Driver 6 Receiver 8 ma TA Operating free-air temperature SN676B SN776B 7 C NOTE : Differential input/output bus voltage is measured at the noninverting terminal A, with respect to the inverting terminal B. POST OFFICE BOX 6 DALLAS, TEXAS 76
5 DRIVER SECTION SLLSD JULY 98 REVISED APRIL electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIK Input clamp voltage II = 8 ma. V VO voltage IO = 6 V VOD Differential output voltage IO =..6 6 V VOD Differential output voltage RL = Ω, See Figure / VOD or RL = Ω, See Figure.. VOD Differential output voltage See Note. V VOD Change in magnitude =Ω of differential output voltage RL Ω or Ω, See Figure ±. V VOC Common-mode mode output voltage RL = Ω or Ω, See Figure VOC IO Change in magnitude =Ω of common-modeoutput voltage RL Ω or Ω, See Figure ±. V current + disabled, VO = V See Note 6 VO = 7 V.8 IIH High-level input current VI =. V µa IIL Low-level input current VI =. V µa IOS Short-circuit output current ICC Supply current (total package) No load VO = 7 V VO = VO = VCC VO = V s enabled 7 s disabled 6 The power-off measurement in ANSI Standard TIA/EIA--B applies to disabled outputs only and is not applied to combined inputs and outputs. All typical values are at VCC = V and TA = C. VOD and VOC are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level. The minimum VOD with a -Ω load is either / VOD or V, whichever is greater. NOTES:. See ANSI Standard TIA/EIA-8-A, Figure., Test Termination Measurement. 6. This applies for both power on and off; refer to ANSI Standard TIA/EIA-8-A for exact conditions. The TIA/EIA--B limit does not apply for a combined driver and receiver terminal. switching characteristics, V CC = V, R L = Ω, T A = C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT td(od) Differential-output delay time RL = Ω, See Figure ns tt(od) Differential-output transition time RL = Ω, See Figure ns tpzh enable time to high level See Figure 8 ns tpzl enable time to low level See Figure 6 ns tphz disable time from high level See Figure ns tplz disable time from low level See Figure ns V V ma ma ma POST OFFICE BOX 6 DALLAS, TEXAS 76
6 SLLSD JULY 98 REVISED APRIL SYMBOL EQUIVALENTS DATA-SHEET PARAMETER TIA/EIA--B TIA/EIA-8-A VO Voa, Vob Voa, Vob VOD Vo Vo VOD Vt (RL = Ω) Vt (RL = Ω) Vt (test termination VOD measurement ) VOD Vt Vt Vt Vt VOC Vos Vos VOC Vos Vos Vos Vos IOS Isa, Isb IO Ixa, Ixb Iia, Iib RECEIVER SECTION electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIT+ Positive-going input threshold voltage VO =.7 V, IO =. ma. V VIT Negative-going input threshold voltage VO =. V, IO = 8 ma. V Vhys Input hysteresis voltage (VIT+ VIT ) mv VIK Enable Input clamp voltage II = 8 ma. V VID = mv, VOH High-level output voltage See Figure VID = mv, VOL Low-level output voltage See Figure IOH = µa,, IOL = 8 ma, 7.7 V. V IOZ High-impedance-state output current VO =. V to. V ± µa II Line input current Other input = V, VI = V See Note 7 VI = 7 V.8 IIH High-level enable input current VIH =.7 V µa IIL Low-level enable input current VIL =. V µa ri Input resistance VI = V kω IOS Short-circuit output current 8 ma ICC Supply current (total package) No load s enabled s disabled 6 All typical values are at VCC = V, TA = C. The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only. NOTE 7: This applies for both power on and power off. Refer to EIA Standard TIA/EIA-8-A for exact conditions. ma ma 6 POST OFFICE BOX 6 DALLAS, TEXAS 76
7 switching characteristics, V CC = V, C L = pf, T A = C SLLSD JULY 98 REVISED APRIL tplh tphl tpzh tpzl tphz tplz PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Propagation delay time, low- to high-level output VID = to V, See Figure 6 Propagation delay time, high- to low-level output ns enable time to high level See Figure 7 enable time to low level ns disable time from high level See Figure 7 disable time from low level 7 ns PARAMETER MEASUREMENT INFORMATION VOD RL RL VOC VID VOL +IOL VOH IOH Figure. Driver V OD and V OC Figure. Receiver V OH and V OL Generator (see Note B) Ω V RL = Ω CL = pf (see Note A) Input. V td(od) % % tt(od) V. V V td(od) 9%. V % %. V tt(od) TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure. Driver Test Circuit and Voltage Waveforms POST OFFICE BOX 6 DALLAS, TEXAS 76 7
8 SLLSD JULY 98 REVISED APRIL PARAMETER MEASUREMENT INFORMATION V or V Generator (see Note B) Ω S CL = pf (see Note A) RL = Ω Input tpzh. V. V. V tphz V V. V VOH Voff V TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure. Driver Test Circuit and Voltage Waveforms V or V Generator (see Note B) Ω S CL = pf (see Note A) V RL = Ω Input tpzl. V. V. V V V tplz V. V VOL TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure. Driver Test Circuit and Voltage Waveforms V Generator (see Note B) Ω. V V TEST CIRCUIT CL = pf (see Note A) Input tplh. V. V tphl. V. V VOLTAGE WAVEFORMS V VOH VOL NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure 6. Receiver Test Circuit and Voltage Waveforms 8 POST OFFICE BOX 6 DALLAS, TEXAS 76
9 PARAMETER MEASUREMENT INFORMATION SLLSD JULY 98 REVISED APRIL. V. V S kω S V CL = pf (see Note A) kω N96 or Equivalent Generator (see Note B) Ω S TEST CIRCUIT Input tpzh V. V V S to. V S Open S Closed Input tpzl V. V S to. V V S Closed S Open. V VOH V. V. V VOL Input. V V S to. V S Closed S Closed V Input. V V V S to. V S Closed S Closed tphz tplz. V VOH. V. V. V VOL VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure 7. Receiver Test Circuit and Voltage Waveforms POST OFFICE BOX 6 DALLAS, TEXAS 76 9
10 SLLSD JULY 98 REVISED APRIL TYPICAL CHARACTERISTICS VOH V High-Level Voltage V..... DRIVER HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT VCC = V TA = C V OL Low-Level Voltage V..... DRIVER LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT VCC = V TA = C 6 8 IOH High-Level Current ma 6 8 IOL Low-Level Current ma Figure 8 Figure 9 VOD V Differential Voltage V.... DRIVER DIFFERENTIAL OUTPUT VOLTAGE OUTPUT CURRENT VCC = V TA = C IO Current ma 9 Figure POST OFFICE BOX 6 DALLAS, TEXAS 76
11 TYPICAL CHARACTERISTICS SLLSD JULY 98 REVISED APRIL VOH V High-Level Voltage V..... RECEIVER HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT VID =. V TA = C VCC =.7 V Figure VCC =. V VCC = V IOH High-Level Current ma VOH V High-Level Voltage V..... RECEIVER HIGH-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE VCC = V VID = mv IOH = µa Only the C to 7 C portion of the curve applies to the SN776B. Figure 6 8 TA Free-Air Temperature C RECEIVER LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT RECEIVER LOW-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE VOL V Low-Level Voltage V VCC = V TA = C VOL V Low-Level Voltage V VCC = V VID = mv IOL = 8 ma IOL Low-Level Current ma 6 8 TA Free-Air Temperature C Figure Figure POST OFFICE BOX 6 DALLAS, TEXAS 76
12 SLLSD JULY 98 REVISED APRIL TYPICAL CHARACTERISTICS VO V O Voltage V RECEIVER OUTPUT VOLTAGE ENABLE VOLTAGE VID =. V Load = 8 kω to GND TA = C VCC = V VCC =. V VCC =.7 V VO O Voltage V 6 VCC =. V VCC =.7 V RECEIVER OUTPUT VOLTAGE ENABLE VOLTAGE VID =. V Load = kω to VCC TA = C VCC = V... VI Enable Voltage V.. VI Enable Voltage V. Figure Figure 6 APPLICATION INFORMATION SN676B SN776B SN676B SN776B RT RT Up to Transceivers NOTE A: The line should be terminated at both ends in its characteristic impedance (RT = ZO). Stub lengths off the main line should be kept as short as possible. Figure 7. Typical Application Circuit POST OFFICE BOX 6 DALLAS, TEXAS 76
13 MECHANICAL DATA MPDIA JANUARY 99 REVISED JUNE 999 P (R-PDIP-T8) PLASTIC DUAL-IN-LINE 8. (,6). (9,).6 (6,6). (6,).7 (,78) MAX. (,) MIN. (8,6). (7,6). (,8). (,8) MAX Gage Plane Seating Plane. (,8) MIN. (,) NOM. (,). (,8). (,). (,) M. (,9) MAX 8/D /98 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Falls within JEDEC MS- For the latest package information, go to POST OFFICE BOX 6 DALLAS, TEXAS 76
14
15
16 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio Data Converters dataconverter.ti.com Automotive DSP dsp.ti.com Broadband Interface interface.ti.com Digital Control Logic logic.ti.com Military Power Mgmt power.ti.com Optical Networking Microcontrollers microcontroller.ti.com Security Telephony Video & Imaging Wireless Mailing Address: Texas Instruments Post Office Box 6 Dallas, Texas 76 Copyright, Texas Instruments Incorporated
SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS
SN676B, SN776B Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA--B and TIA/EIA-8-A and ITU Recommendations V. and X.7 Designed for Multipoint Transmission on Long Bus
More informationMC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS
Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 3-State, TTL-Compatible s Fast Transition Times Operates From Single 5-V Supply
More informationSN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER
SN Meets or Exceeds the Requirements of ANSI Standards EIA/TIA--B and RS-8 and ITU Recommendation V.. Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments -State s Common-Mode Voltage
More informationSN75176A DIFFERENTIAL BUS TRANSCEIVER
SN7576A Bidirectional Transceiver Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-4-B and ITU Recommendation V. Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
More informationAM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER
AM6LS SLLSG JANUARY 979 REVISED FEBRUARY Meets or Exceeds the Requirements of ANSI TIA/EIA--B and ITU Recommendation V. Operates From a Single -V Supply TTL Compatible Complementary Outputs High Output
More informationDistributed by: www.jameco.com -8-8-44 The content and copyrights of the attached material are the property of its owner. Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA-4-B
More informationSN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
3-State s Drive Bus Lines Directly PNP s Reduce dc Loading on Bus Lines Hysteresis at Bus s Improves Noise Margins Typical Propagation Delay Times Port to Port, 8 ns TYPE IOL (SINK CURRENT) IOH (SOURCE
More informationSN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS
Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA-4-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.7 Designed for Multipoint Transmission on Long Bus Lines in
More informationSN751177, SN DUAL DIFFERENTIAL DRIVERS AND RECEIVERS
SN7577, SN7578 Meet or Exceed the Requirements of ANSI Standards TIA/EIA-4-B and TIA/EIA-485-A and ITU Recommendations V.0 and V. Designed for Multipoint Bus Transmission on Long Bus Lines in Noise Environments
More informationdescription 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1
SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244 3-State s Drive Bus Lines or Buffer Memory Address Registers PNP s Reduce DC Loading Hysteresis at s Improves Noise Margins description These
More informationEN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.
EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at www.hest ore.hu. Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping
More informationSN54HC541, SN74HC541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Outputs Drive Bus Lines Directly or Up To 15 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 10 ns ±6-mA Output Drive at
More informationdescription/ordering information
Meets or Exceeds TIA/EIA-232-F and ITU Recommendation V.28 Operates From a Single 5-V Power Supply With 1.0-F Charge-Pump Capacitors Operates Up To 120 kbit/s Two Drivers and Two Receivers ±30-V Input
More informationMC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER
Meets or Exceeds Requirements of ANSI EIA/TIA-422-B and ITU Recommendation V. -State, TTL-Compatible s Fast Transition Times High-Impedance Inputs Single -V Supply Power-Up and Power-Down Protection Designed
More informationCD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES
4.5-V to 5.5-V V CC Operation Fanout (Over Temperature Range) Standard s... 0 LSTTL Loads Bus-Driver s... 5 LSTTL Loads Wide Operating Temperature Range of 55 C to 25 C Balanced Propagation Delays and
More information1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE
SN74CBTLV326 LOW-VOLTAGE QUADRUPLE FET BUS SWITCH SCDS03H DECEMBER 997 REVISED APRIL 2003 Standard 26-Type Pinout 5-Ω Switch Connection Between Two Ports Isolation Under Power-Off Conditions Latch-up Performance
More informationSN74LVC2244ADWR OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS. description/ordering information
Operates From 1.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max t pd of 5.5 ns at 3.3 V Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required Typical V OLP (Output
More informationMAX211 5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION
ESD Protection for RS-232 Bus Pins ±5 kv, Human-Body Model Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards Operates at 5-V V CC Supply Four Drivers and Five Receivers Operates
More informationSN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS181E DECEMBER 1982 REVISED AUGUST 2003 Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption,
More informationSN54HC126, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54HC26, SN74HC26 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCLS03E MARCH 94 REVISED JULY 2003 Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Outputs Interface Directly With System
More informationSN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS
Dependable Texas Instruments Quality and Reliability description These devices contain six independent inverters. SN5404, SN54LS04, SN54S04, SN5404... J PACKAGE SN54LS04, SN54S04... J OR W PACKAGE SN7404...
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family Latch-Up Performance Exceeds 250 ma Per JESD 17 description This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails; B port has
More informationµa78m00 SERIES POSITIVE-VOLTAGE REGULATORS
The µa78m15 is obsolete and 3-Terminal Regulators Output Current Up To 500 No External Components Internal Thermal-Overload Protection KC (TO-220) PACKAGE (TOP IEW) µa78m00 SERIES POSITIE-OLTAGE REGULATORS
More informationSN75158 DUAL DIFFERENTIAL LINE DRIVER
SN78 Meets or Exceeds the Requirements of ANSI EIA/TIA--B and ITU Recommendation V. Single -V Supply Balanced-Line Operation TTL Compatible High Output Impedance in Power-Off Condition High-Current Active-Pullup
More informationSN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS
Noninverting Buffers With Open-Collector Outputs description These devices contain six independent noninverting buffers. They perform the Boolean function Y = A. The open-collector outputs require pullup
More informationua9637ac DUAL DIFFERENTIAL LINE RECEIVER
ua967ac Meets or Exceeds the Requirements of ANSI Standards EIA/TIA--B and EIA/TIA--B and ITU Recommendations V. and V. Operates From Single -V Power Supply Wide Common-Mode Voltage Range High Input Impedance
More informationORDERING INFORMATION TOP-SIDE
SCES JULY Control Inputs V IH /V IL Levels are Referenced to V CCA Voltage V CC Isolation Feature If Either V CC Input Is at, Both Ports Are in the High-Impedance State Overvoltage-Tolerant Inputs/Outputs
More informationORDERING INFORMATION PACKAGE
Operates From.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max t pd of 4.8 ns at 3.3 V Typical V OLP (Output Ground Bounce) 2
More informationdescription/ordering information
Dependable Texas Instruments Quality and Reliability description/ordering information These devices contain six independent inverters. SN5404... J PACKAGE SN54LS04, SN54S04... J OR W PACKAGE SN7404, SN74S04...
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single 5-V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 30-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-232-F and ITU Recommendation
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Maximum Transition Time Through
More informationdescription/ordering information
Member of the Texas Instruments Widebus Family Max t pd of 5.8 ns at 3.3 ±24-mA Drive at 3.3 Latch-Up Performance Exceeds 250 ma Per JESD 17 description/ordering information This 16-bit (dual-octal) noninverting
More informationSN55110A, SN75110A, SN75112 DUAL LINE DRIVERS
SN0A, SN70A, SN72 SLLS06F DECEMBER 97 REVISED JULY 2003 Improved Stability Over Supply Voltage and Temperature Ranges Constant-Current Outputs High Speed Standard Supply Voltages High Output Impedance
More informationSN65LVDM31 HIGH-SPEED DIFFERENTIAL LINE DRIVER
HIH-SPEED DIFFERENTIAL LINE DRIVER Designed for Signaling Rates Up to 5 Mbps Low-Voltage Differential Signaling With Typical Output Voltage of 7 mv and a -Ω Load Propagation Delay Time of. ns, Typical
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family State-of-the-Art Advanced Low-Voltage BiCMOS (ALB) Technology Design for.-v Operation Schottky Diodes on All s to Eliminate Overshoot and Undershoot Industry
More informationSN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT
and Open-Drain Accept Voltages up to 5.5 V Supports 5-V V CC Operation description This single inverter buffer/driver is designed for 1.65-V to 5.5-V V CC operation. DBV OR DCK PACKAGE (TOP VIEW) NC A
More informationSN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines, Buffer Memory Address Registers, or Drive up to LSTTL Loads True s Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers
More informationSN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines Directly or up to LSTTL Loads Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages,
More informationSN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Operating Range 2-V to 5.5-V V CC 3-State s Directly Drive Bus Lines Latch-Up Performance Exceeds 250 ma Per JESD 17 description The AHC573 devices are octal traparent D-type latches designed for 2-V to
More informationSN65ALS1176 DIFFERENTIAL BUS TRANSCEIVER
Meets or Exceeds the Requirements of TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendations V.11 and X.27 Recommended for PROFIBUS Applications Operates at Data Rates up to 35 MBaud Operating Temperature
More informationDistributed by: www.jameco.com 1-800-81-4242 The content and copyrights of the attached material are the property of its owner. Operating Range 2-V to.-v V CC Latch-Up Performance Exceeds 20 ma Per JESD
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. Operating Range 2-V to 5.5-V V CC 3-State s Drive Bus Lines Directly Latch-Up
More informationCD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541
CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541 Data sheet acquired from Harris Semiconductor SCHS189C January 1998 - Revised July 2004 High-Speed CMOS Logic Octal Buffer and Line Drivers, Three-State
More informationCDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS
Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications TTL-Compatible Inputs and CMOS-Compatible Outputs Distributes One Clock Input to Eight Outputs Four Same-Frequency
More informationSN54LV4052A, SN74LV4052A DUAL 4-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS
2-V to 5.5-V V CC Operation Support Mixed-Mode Voltage Operation on All Ports Fast Switching High On-Off Output-Voltage Ratio Low Crosstalk Between Switches Extremely Low Input Current Latch-Up Performance
More informationSN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline
More informationCD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES
CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly
More informationSN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS
Typical V OLP ( Ground Bounce) 2 V at V CC = 3.3 V, T A = 25 C s Accept Voltages to 5.5 V Latch-Up Performance Exceeds 100 ma Per JESD
More informationSN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS
Converts TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays s Fully Compatible With Most TTL Circuits
More informationua9636ac DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE
SLLSB OCTOBER 9 REVISED MAY 995 Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-3-B and -3-E and ITU Recommendations V. and V. Output Slew Rate Control Output Short-Circuit-Current Limiting
More informationSN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS
SN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS SDAS190A APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard
More informationCD54ACT74, CD74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
s Are TTL-Voltage ompatible Speed of Bipolar F, AS, and S, With Significantly Reduced Power onsumption Balanced Propagation Delays ±24-mA Drive urrent Fanout to 5 F Devices SR-Latchup-Resistant MOS Process
More informationSN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS
SN, SN7 Choice of Open-Collector or Active Pullup (Totem-Pole) Outputs Single -V Supply Differential Line Operation Dual-Channel Operation TTL Compatible ± -V Common-Mode Input Voltage Range Optional-Use
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family Latch-Up Performance Exceeds 250 ma Per JESD 17 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) Bus Hold on Data
More informationdescription/ordering information
Members of the Texas Instruments Widebus Family State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation Support Mixed-Mode Signal Operation (5-V Input
More informationSN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS
Operation From Very Slow Edges Improved Line-Receiving Characteristics High Noise Immunity SN5414, SN54LS14, SN5414, SN54LS14...J OR W PACKAGE SN7414... D, N, OR NS PACKAGE SN74LS14... D, DB, OR N PACKAGE
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Max Transition Time
More informationSN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS
Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays description These hex buffers/drivers feature
More informationSN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR
Inputs Are TTL-Voltage Compatible Contain Six Flip-Flops With Single-Rail s Applicatio Include: Buffer/Storage Registers Shift Registers Pattern Generators Latch-Up Performance Exceeds 250 ma Per JESD
More informationSN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS
Operation From Very Slow Edges Improved Line-Receiving Characteristics High Noise Immunity SN5414, SN54LS14, SN5414, SN54LS14...J OR W PACKAGE SN7414... D, N, OR NS PACKAGE SN74LS14... D, DB, OR N PACKAGE
More informationSN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS
Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28 Very Low Power Consumption... 5 mw Typ Wide Driver Supply Voltage Range... ±4.5 V to ±15 V Driver Output Slew Rate Limited to
More informationL293, L293D QUADRUPLE HALF-H DRIVERS
Featuring Unitrode L and LD Products Now From Texas Instruments Wide Supply-Voltage Range:.5 V to V Separate Input-Logic Supply Internal ESD Protection Thermal Shutdown High-Noise-Immunity Inputs Functional
More informationSN QUADRUPLE HALF-H DRIVER
-A -Current Capability Per Driver Applications Include Half-H and Full-H Solenoid Drivers and Motor Drivers Designed for Positive-Supply Applications Wide Supply-Voltage Range of 4.5 V to 6 V TTL- and
More informationSN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Inputs Are TTL-Voltage Compatible Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Optio Include Plastic Small-Outline
More informationSN75177B, SN75178B DIFFERENTIAL BUS REPEATERS
SN, SN SLLSC D66, JULY 9 REVISED FERURY 99 Meets EI Standards RS-- and RS- and CCI Recommendations V. and X. Designed for Multipoint ransmission on Long us Lines in Noisy Environments -State s us Voltage
More informationSN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997
Converts TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays s Fully Compatible With Most TTL Circuits
More informationSN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997
High-Current -State s Drive Bus Lines Directly or up to LSTTL Loads Bus-Structured Pinout Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and
More informationSN54ACT573, SN74ACT573 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
4.5-V to 5.5-V V CC Operation Inputs Accept Voltages to 5.5 V Max t pd of 9.5 ns at 5 V Inputs Are TTL-Voltage Compatible description/ordering information These 8-bit latches feature 3-state outputs designed
More informationavailable options TA PACKAGED DEVICE FEATURES 40 C to 85 C ONET2501PARGT 2.5-Gbps limiting amplifier with LOS and RSSI
features Multi-Rate Operation from 155 Mbps Up to 2.5 Gbps Low Power Consumption Input Offset Cancellation High Input Dynamic Range Output Disable Output Polarity Select CML Data Outputs Receive Signals
More informationdescription/ordering information
SLLS047L FEBRUARY 1989 REVISED MARCH 2004 Meets or Exceeds TIA/EIA-232-F and ITU Recommendation V.28 Operates From a Single 5-V Power Supply With 1.0-F Charge-Pump Capacitors Operates Up To 120 kbit/s
More informationSN54ALS541, SN74ALS540, SN74ALS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN54ALS541, SN74ALS540, SN74ALS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SDAS025D APRIL 1982 REVISED MARCH 2002 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers pnp Inputs
More informationSN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS
Compare Two -Bit Words Totem-Pole Outputs () ALS Are Identical to ALS2 Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J)
More informationSN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997
Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline
More informationSN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS
Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays s Fully Compatible With Most TTL Circuits
More informationSN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS
Meets or Exceeds the Requirements of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Single Chip With Easy Interface Between UART and Serial Port Connector Less Than 9-mW Power Consumption Wide Driver Supply
More informationSN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS
SN54LS373, SN54LS374, SN54S373, SN54S374, Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving s Full Parallel Access for Loading Buffered Control s Clock-Enable Has
More informationSN75160B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER
Meets IEEE Standard 488-978 (GPIB) 8-Channel Bidirectional Transceiver Power-Up/Power-Down Protection (Glitch Free) High-Speed, Low-Power Schottky Circuitry Low Power Dissipation...7 mw Max Per Channel
More informationSN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 200 Per MIL-STD-883, Method 3015; Exceeds 20 Using Machine Model (C =
More information74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
Eight D-Type Flip-Flops in a Single Package -State Bus Driving True s Full Parallel Access for Loading Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and
More informationSN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES
SNALS0, SNAS0, SN7ALS0, SN7AS0 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single -V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 0-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-22-F and ITU Recommendation
More informationSN75177B, SN75178B DIFFERENTIAL BUS REPEATERS
SN777B, SN778B SLLSC D66, JULY 98 REVISED FEBRUARY 99 Meets EIA Standards RS--A and RS-8 and CCITT Recommendations V. and X.7 Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
More informationTL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power-Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationSN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B DIFFERENTIAL BUS TRANSCEIVERS
SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B DIFFERENTIAL BUS TRANSCEIVERS SLLS040H AUGUST 1987 REVISED JUNE 2000 Meet or Exceed the Requirements of TIA/EIA-422-B, TIA/EIA-485-A and ITU Recommendations
More informationSN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS
Independent Asychronous Inputs and Outputs 16 Words by 5 Bits DC to 10-MHz Rate 3-State Outputs Packaged in Standard Plastic 300-mil DIPs description This 80-bit active-element memory is a monolithic Schottky-clamped
More informationSN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 200 Per MIL-STD-883, Method 3015; Exceeds 20 Using Machine Model (C =
More informationCD74HCT4543 BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER
4.5-V to 5.5-V V CC Operation Input Latches for BCD Code Storage Blanking Capability Phase Input for Complementing s Fanout (Over Temperature Range) Standard s 10 LSTTL Loads Balanced Propagation Delay
More informationORDERING INFORMATION PACKAGE
SN74CBT16214 12-BIT 1-OF-3 FET MULTIPLEXER/DEMULTIPLEXER SCDS008L MAY 1993 REVISED NOVEMBER 2001 Member of the Texas Instruments Widebus Family 5-Ω Switch Connection Between Two Ports TTL-Compatible Input
More informationSN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS
Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU Recommendation V.28 Single Chip With Easy Interface Between UART and Serial-Port Connector Less Than 9-mW Power Consumption Wide Driver Supply
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. 500-mA Rated Collector Current (Single Output) High-Voltage Outputs...50
More informationSN54HCT14, SN74HCT14 HEX SCHMITT-TRIGGER INVERTERS
SN54HCT14, SN74HCT14 HEX SCHMITT-TRIGGER INVERTERS SCLS225E JULY 1995 REVISED JULY 2003 Operating Voltage Range of 4.5 V to 5.5 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 20-µA Max
More informationSN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995
3-State Buffer-Type Outputs Drive Bus Lines Directly Bus-Structured Pinout Package Optio Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs
More informationORDERING INFORMATION PACKAGE SOT (SC-70) DCK
Operating Range of 2 V to 5.5 V Max t pd of 10 at 5 V Low Power Coumption, 10-µ Max I CC ±8-m Drive at 5 V Latch-Up Performance Exceeds 250 m Per JESD 17 description/ordering information DBV OR DCK PCKGE
More informationSN74AHC1G04 SINGLE INVERTER GATE
Operating Range 2-V to 5.5-V V CC Latch-Up Performance Exceeds 250 m Per JESD 17 description The SN74HC1G04 contai one inverter gate. The device performs the Boolean function =. DBV OR DCK PCKGES (TOP
More informationPRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description
Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink
More informationSN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
Contain Four Flip-Flops With Double-Rail Outputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline
More informationHIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS
SLRS3D DECEMBER 976 REVISED NOVEMBER 4 HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS 5-mA Rated Collector Current (Single Output) High-Voltage Outputs... V Output Clamp Diodes Inputs Compatible
More informationSN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995
Functionally Equivalent to AMD s AM2982 Improved I OH Specificatio Multiple Output Enables Allow Multiuser Control of the Interface Outputs Have Undershoot-Protection Circuitry Power-Up High-Impedance
More informationSN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
Eight Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic
More informationLM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904Q DUAL OPERATIONAL AMPLIFIERS
Wide Range of Supply oltages: Single Supply...3 to 30 (LM2904 and LM2904Q...3 to 26 ) or Dual Supplies Low Supply-Current Drain Independent of Supply oltage... 0.7 Typ Common-Mode Input oltage Range Includes
More information