SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS

Size: px
Start display at page:

Download "SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS"

Transcription

1 SN777B, SN778B SLLSC D66, JULY 98 REVISED FEBRUARY 99 Meets EIA Standards RS--A and RS-8 and CCITT Recommendations V. and X.7 Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments -State s Bus Voltage Range... 7 V to V Positive and Negative Current Limiting Driver Capability... 6 ma Max Driver Thermal Shutdown Protection Receiver Impedance... kω Min Receiver Sensitivity... ± mv Receiver Hysteresis... mv Typ Operates From Single -V Supply Low Power Requirements description SN777B...D OR P PACKAGE (TOP VIEW) V CC T GND A B Z Y SN778B...P PACKAGE (TOP VIEW) V CC T GND A B Z Y THE SN777B IS NOT RECOMMDED FOR NEW DESIGN The SN777B and SN778B differential bus repeaters are monolithic integrated devices each designed for one-way data communication on multipoint bus transmission lines. These devices are designed for balanced transmission bus line applications and meet EIA Standard RS--A and RS-8 and CCITT Recommendations V. and X.7. Each device is designed to improve the performance of the data communication over long bus lines. The SN777B and SN778B are identical except for the complementary enable inputs, which allow the devices to be used in pairs for bidirectional communication. The SN777B and SN778B feature positive- and negative-current limiting -state outputs for the receiver and driver. The receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ± mv over a common-mode input voltage range of 7 V to V. The driver features thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately C. The driver is designed to drive current loads up to 6 ma maximum. The SN777B and SN778B are designed for optimum performance when used on transmission buses employing the SN77 and SN77 differential line drivers, SN77 and SN77 differential line receivers, or SN776B bus transceiver. Function Tables SN777B DIFFERTIAL INPUTS ABLE OUTPUTS A B T Y Z VID. V H H H L. V < VID <. V H??? VID. V H L L H X L Z Z Z SN778B DIFFERTIAL INPUTS ABLE OUTPUTS A B T Y Z VID. V L H H L. V < VID <. V L??? VID. V L L L H X H Z Z Z H = high level, L = low level,? = indeterminate, X = irrelevant, Z = impedance (off) PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 99, Texas Instruments Incorporated POST OFFICE BOX 6 DALLAS, TEXAS 76

2 SN777B, SN778B SLLSC D66, JULY 98 REVISED FEBRUARY 99 logic symbols logic diagrams (positive logic) A B T 8 7 SN777B 6 Y Z A B T 8 7 SN777B Receiver Driver 6 Y Z A B T 8 7 SN778B 6 Y Z A B T 8 7 SN778B Receiver Driver 6 Y Z These symbols are in accordance with ANSI/IEEE Std 9-98 and IEC Publication 67-. schematics of inputs and outputs EQUIVALT OF EACH INPUT TYPICAL OF ALL DRIVER OUTPUTS VCC Req VCC Driver input: Req = kω NOM Enable inputs: Req = 8 kω NOM EQUIVALT OF EACH RECEIVER INPUT VCC GND TYPICAL OF RECEIVER OUTPUT VCC 8 Ω NOM 6.8 kω NOM 96 Ω NOM 96 Ω NOM POST OFFICE BOX 6 DALLAS, TEXAS 76

3 SN777B, SN778B SLLSC D66, JULY 98 REVISED FEBRUARY 99 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC (see Note ) V Voltage range at any bus terminal V to V Differential input voltage (see Note ) ± V Enable input voltage V Continuous total dissipation See Dissipation Rating Table Operating free-air temperature range C to 7 C Storage temperature range C to C Lead temperature,6 mm (/6 inch) from case for seconds C NOTES:. All voltage values, except differential input voltage, are with respect to network ground terminal.. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input. PACKAGE recommended operating conditions DISSIPATION RATING TABLE TA C POWER RATING DERATING FACTOR ABOVE TA = C TA = 7 C POWER RATING D 7 mw.8 mw/ C 6 mw P mw 8. mw/ C 6 mw MIN NOM MAX UNIT Supply voltage, VCC.7. V High-level input voltage, VIH or V low-level input voltage, VIL or.8 V Common-mode input voltage, VIC 7 V Differential input voltage, VID ± V High-level output current, IOH Low-level output current, IOL Driver 6 ma Receiver µa Driver 6 Receiver 8 Operating free-air temperature, TA 7 C The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage. ma POST OFFICE BOX 6 DALLAS, TEXAS 76

4 SN777B, SN778B SLLSC D66, JULY 98 REVISED FEBRUARY 99 DRIVER SECTION electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIK clamp voltage II = 8 ma VO voltage IO = 6 V VOD Differential output voltage IO =. 6 V VOD Differential output voltage RL = Ω, See Figure / VOD or RL = Ω, See Figure.. VOD Differential output voltage See Note. V VOD VOC VOC Change in magnitude of diferential output voltage Common-mode mode output voltage RL = Ω or Ω, See Figure V ±. V Change in magnitude of ±. V common-mode output voltage IO current VCC =, VO = 7 V to V ± µa IOZ High-impedance-state output current VO = 7 V to V ± µa IIH High-level input current VI =. V µa IIL Low-level input current VI =. V µa VO = 7 V IOS Short-circuit output current VO = VCC ma ICC Supply current (total package) No load VO = V s enabled 7 7 s disabled 6 All typical values are at VCC = V and TA = C. VOD and VOC are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level. The minimum VOD with a -Ω load is either / VOD or, whichever is greater. NOTE : See Figure. of EIA Standard RS-8. switching characteristics, V CC = V, T A = C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tdd Differential-output delay time ns RL =Ω Ω, See Figure ttd Differential-output transition time ns tpzh enable time to high level RL = Ω, See Figure 8 ns tpzl enable time to low level RL = Ω, See Figure 6 ns tphz disable time from high level RL = Ω, See Figure ns tplz disable time from low level RL = Ω, See Figure ns V ma POST OFFICE BOX 6 DALLAS, TEXAS 76

5 SN777B, SN778B SYMBOL EQUIVALTS DATA SHEET PARAMETER RS--A RS-8 VO Voa, Vob Voa, Vob VOD Vo Vo VOD Vt (RL = Ω) Vt (RL = Ω) SLLSC D66, JULY 98 REVISED FEBRUARY 99 VOD Vt (Test Termination) Measurement ) VOD Vt Vt Vt Vt VOC VOS VOS VOC VOS VOS VOS VOS IOS Isa, Isb IO Ixa, Ixb Iia,Iib RECEIVER SECTION electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VT+ Positive-going input threshold voltage VO =.7 V, IO =. ma. V VT Negative-going input threshold voltage VO =. V, IO = 8 ma. V Vhys hysteresis (VT+ VT ) mv VIK clamp voltage at II = 8 ma VOH High-level output voltage VID = mv, IOH = µa,.7 V See Figure VOL Low-level output voltage VID = mv, IOL = 8 ma,. V See Figure IOZ High-impedance-state impedance output current VO =. V to. V II Line input current Other input at V, VI = V See Note VI = 7 V.8 IIH High-level enable-input current VIH =.7 V µa IIL Low-level enable-input current VIL =. V µa ri resistance kω IOS Short-circuit output current 8 ma ICC Supply current (total package) No load s enabled 7 7 s disabled 6 All typical values are at VCC = V, TA = C. The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only. NOTE : Refer to EIA Standard RS- for exact conditions. switching characteristics, V CC = V, T A = C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tplh Propagation delay time, low-to-high level output VID = to, 9 tphl Propagation delay time, high-to-low level output CL = pf, See Figure 6 tpzh enable time to high level CL = pf, See Figure 7 tpzl enable time to high level tphz disable time from high level CL = pf, See Figure 8 tplz disable time from low level 7 µa ma ma ns ns ns POST OFFICE BOX 6 DALLAS, TEXAS 76

6 SN777B, SN778B SLLSC D66, JULY 98 REVISED FEBRUARY 99 PARAMETER MEASUREMT INFORMATION VOD RL RL VOC VID VOL +IOL VOH IOH Figure. Driver V OD and V OC Figure. Receiver V OH and V OL Generator (see Note A) Ω TEST CIRCUIT RL = Ω CL = pf (see Note B) V V tdd tdd. V 9% % % %. V ttd ttd VOLTAGE WAVEFORMS Figure. Driver Differential- Test Circuit and Voltage Waveforms V or V Generator (see Note A) Ω S CL = pf (see Note B) SN778B Enable is Active Low TEST CIRCUIT RL = Ω (SN778B) (SN777B) Figure. Driver Enable and Disable Times tpzh. V tphz V V. V VOLTAGE WAVEFORMS VOH Voff V V or V S V RL = Ω (SN778B) (SN777B) tpzl V V Generator (see Note A) Ω SN778B Enable is Active Low CL = pf (see Note B). V tplz V. V VOL TEST CIRCUIT VOLTAGE WAVEFORMS Figure. Driver Enable and Disable Times NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. B. CL includes probe and jig capacitance. 6 POST OFFICE BOX 6 DALLAS, TEXAS 76

7 SN777B, SN778B Generator (see Note A) Ω PARAMETER MEASUREMT INFORMATION TEST CIRCUIT CL = pf (see Note B) SLLSC D66, JULY 98 REVISED FEBRUARY 99 tplh Figure 6. Receiver Propagation Delay Times. V VOLTAGE WAVEFORMS. V V V tphl VOH VOL S kω S V CL = pf (see Note B) kω (see Note C) Generator (see Note A) Ω S TEST CIRCUIT (SN777B) (SN778B) tpzh V S to S Open S Closed V Á (SN777B) Á (SN778B) tpzl V S to S Closed S Open V (SN777B) (SN778B) VOH V V S to S Closed S Closed V Á (SN777B) (SN778B). V VOL V S to S Closed S Closed V tphz tplz. V VOH. V. V. V VOL VOLTAGE WAVEFORMS Figure 7. Receiver Enable and Disable Times NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. B. CL includes probe and jig capacitance. C. All diodes are N96 or equivalent. POST OFFICE BOX 6 DALLAS, TEXAS 76 7

8 SN777B, SN778B SLLSC D66, JULY 98 REVISED FEBRUARY 99 TYPICAL CHARACTERISTICS. DRIVER HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRT VCC = V TA = C. DRIVER LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRT VCC = V TA = C High-Level Voltage V V OH.... High-Level Voltage V... Á Á V OH IOH High-Level Current ma IOH Low-Level Current ma Figure 8 Figure 9 Differential Voltage V VOD.... DRIVER DIFFERTIAL OUTPUT VOLTAGE DRIVER OUTPUT CURRT VCC = V TA = C V VO O Voltage V RECEIVER OUTPUT VOLTAGE DIFFERTIAL INPUT VOLTAGE VCC = V VIC = V VT VT+ IO = VIC = V VT VT+ TA = C VIC = V VT VT IO Current ma VID Differential Voltage mv Figure Figure 8 POST OFFICE BOX 6 DALLAS, TEXAS 76

9 SN777B, SN778B TYPICAL CHARACTERISTICS SLLSC D66, JULY 98 REVISED FEBRUARY 99 High-Level Voltage V V OH RECEIVER HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRT VCC =.7 V VCC =. V VCC = V VID =. V TA = C High-Level Voltage V V OH RECEIVER HIGH-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE VCC = V VID = mv IOH = µa IOH High-Level Current ma 6 TA Free-Air Temperature C 7 8 Figure Figure Low-Level Voltage V V OL RECEIVER LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRT VCC = V TA = C V OL Low-Level Voltage V RECEIVER LOW-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE VCC = V VID = mv IOL = 8 ma 6 8 IOL Low-Level Current ma TA Free-Air Temperature C Figure Figure POST OFFICE BOX 6 DALLAS, TEXAS 76 9

10 SN777B, SN778B SLLSC D66, JULY 98 REVISED FEBRUARY 99 APPLICATION INFORMATION Direction / SN779B RT Control RT / SN779B SN777B SN776B SN776B RT RT RT RT SN778B SN776B NOTE: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible. Figure 6. Typical Application Circuit POST OFFICE BOX 6 DALLAS, TEXAS 76

11 PACKAGE OPTION ADDDUM -Apr-7 PACKAGING INFORMATION Orderable Device Status () Package Type Package Drawing Pins Package Qty Eco Plan SN778BP ACTIVE PDIP P 8 Pb-Free (RoHS) SN778BPE ACTIVE PDIP P 8 Pb-Free (RoHS) () Lead/Ball Finish (6) MSL Peak Temp () Op Temp ( C) Device Marking (/) CU NIPDAU N / A for Pkg Type to 7 SN778BP CU NIPDAU N / A for Pkg Type to 7 SN778BP Samples () The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. () Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed.% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either ) lead-based flip-chip solder bumps used between the die and package, or ) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed.% by weight in homogeneous material) () MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. () There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. () Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. Addendum-Page

12 PACKAGE OPTION ADDDUM -Apr-7 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page

13 IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD6, latest issue, and to discontinue any product or service per JESD8, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products ( apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that () anticipate dangerous consequences of failures, () monitor failures and their consequences, and () lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFD OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EV IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDTAL, CONSEQUTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BE ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 699 and ISO 66), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 6, Dallas, Texas 76 Copyright 7, Texas Instruments Incorporated

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER ua9637ac DUAL DIFFERENTIAL LINE RECEIVER Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 Operates From Single 5-V Power Supply

More information

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

SN75157 DUAL DIFFERENTIAL LINE RECEIVER SN75157 DUAL DIFFERENTIAL LINE RECEIVER Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendation V.1 and V.11 Operates From Single 5-V Power Supply Wide

More information

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 3-State, TTL-Compatible s Fast Transition Times Operates From Single 5-V Supply

More information

SN75150 DUAL LINE DRIVER

SN75150 DUAL LINE DRIVER SN75150 DUAL LINE DRIVER Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs

More information

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS SN747 THRU SN747 DUAL PERIPHERAL DRIVERS SLRS024 DECEMBER 976 REVISED MAY 990 PERIPHERAL DRIVERS FOR HIGH-VOLTAGE HIGH-CURRENT DRIVER APPLICATIONS Characterized for Use to 00 ma High-Voltage Outputs No

More information

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER SN Meets or Exceeds the Requirements of ANSI Standards EIA/TIA--B and RS-8 and ITU Recommendation V.. Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments -State s Common-Mode Voltage

More information

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SN676B, SN776B Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA--B and TIA/EIA-8-A and ITU Recommendations V. and X.7 Designed for Multipoint Transmission on Long Bus

More information

description logic diagram (positive logic) logic symbol

description logic diagram (positive logic) logic symbol SDAS074B APRIL 1982 REVISED JANUARY 1995 AS1004A Offer High Capacitive-Drive Capability Driver Version of ALS04B and AS04 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers

More information

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P SLCS8A OCTOBER 979 REVISED OCTOBER 99 Fast Response Times Improved Gain and Accuracy Fanout to Series 5/7 TTL Loads Strobe Capability Short-Circuit and Surge Protection Designed to Be Interchangeable With

More information

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN75158 DUAL DIFFERENTIAL LINE DRIVER SN7558 DUAL DIFFERENTIAL LINE DRIVER Meets or Exceeds the Requirements of ANSI EIA/TIA-422-B and ITU Recommendation V. Single 5-V Supply Balanced-Line Operation TTL Compatible High Output Impedance in

More information

SN75176A DIFFERENTIAL BUS TRANSCEIVER

SN75176A DIFFERENTIAL BUS TRANSCEIVER SN7576A Bidirectional Transceiver Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-4-B and ITU Recommendation V. Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments

More information

SN75124 TRIPLE LINE RECEIVER

SN75124 TRIPLE LINE RECEIVER SN75124 TRIPLE LINE RECEIER Meets or Exceeds the Requirements of IBM System 360 Input/Output Interface Specification Operates From Single 5- Supply TTL Compatible Built-In Input Threshold Hysteresis High

More information

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SN54ALS9, SN74ALS9 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Two Enable Inputs to Simplify Cascading and/or

More information

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS Plug-In Replacement for SN75107A and SN75107B With Improved Characteristics ± 10-mV Input Sensitivity TTL-Compatible Circuitry Standard Supply Voltages... ±5 V Differential Input Common-Mode Voltage Range

More information

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA--B and TIA/EIA-8-A and ITU Recommendations V. and X.7 Designed for Multipoint Transmission on Long Bus Lines in Noisy

More information

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER SN7574 QUADRUPLE DIFFERENTIAL LINE DRIVER Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and RS-485 and ITU Recommendation V.. Designed for Multipoint Transmission on Long Bus Lines

More information

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic) SN74CBT3861 10-BIT FET BUS SWITCH SCDS061D APRIL 1998 REVISED OCTOBER 2000 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels Latch-Up Performance Exceeds 250 ma Per JESD 17 description

More information

SN751177, SN DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

SN751177, SN DUAL DIFFERENTIAL DRIVERS AND RECEIVERS SN7577, SN7578 Meet or Exceed the Requirements of ANSI Standards TIA/EIA-4-B and TIA/EIA-485-A and ITU Recommendations V.0 and V. Designed for Multipoint Bus Transmission on Long Bus Lines in Noise Environments

More information

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND Parallel-to-Serial, Serial-to-Parallel Conversions Left or Right Shifts Parallel Synchronous Loading Direct Overriding Clear Temporary Data-Latching Capability Package Options Include Plastic Small-Outline

More information

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS SDAS084B APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip

More information

1 to 4 Configurable Clock Buffer for 3D Displays

1 to 4 Configurable Clock Buffer for 3D Displays 1 S3 GND S4 4 5 6 CLKIN 3 CLKOUT3 S1 2 Top View CLKOUT4 S2 1 7 8 9 OE 12 11 10 CLKOUT1 VDD CLKOUT2 CDC1104 SCAS921 SEPTEMBER 2011 1 to 4 Configurable Clock Buffer for 3D Displays Check for Samples: CDC1104

More information

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES SDAS113B APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers

More information

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 3-State, TTL-Compatible s Fast Transition Times Operates From Single 5-V Supply

More information

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS SDAS196B APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic

More information

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS SNAS, SNAS -BIT MAGNITUDE COMPARATORS Latchable P-Input Ports With Power-Up Clear Choice of Logical or Arithmetic (Two s Complement) Comparison Data and Inputs Utilize pnp Input Transistors to Reduce dc

More information

SN75ALS164 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

SN75ALS164 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER 8-Channel Bidirectional Transceiver Designed to Implement Control Bus Interface Designed for Multiple-Controller Systems High-Speed Advanced Low-Power Schottky Circuitry Low-Power Dissipation...46 mw Max

More information

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR). LT1030C QUADRUPLE LOW-POWER LINE DRIVER Low Supply Voltage... ±5 V to ±15 V Supply Current...500 µa Typical Zero Supply Current When Shut Down Outputs Can Be Driven ±30 V Output Open When Off (3-State)

More information

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS 4.5-V to 5.5-V V CC Operation Wide Operating Temperature Range of 55 C to 125 C Balanced Propagation Delays and Transition Times Standard Outputs Drive Up To 10 LS-TTL Loads Significant Power Reduction

More information

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS 74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS031C JULY 1987 REVISED APRIL 1996 3-State Outputs Drive Bus Lines Directly Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes

More information

SN74LV04A-Q1 HEX INVERTER

SN74LV04A-Q1 HEX INVERTER SN74LV04A-Q1 HEX INVERTER Qualified for Automotive Applications ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pf, R = 0) 2-V to 5.5-V Operation

More information

SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS

SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS SN, SN SLLSC D66, JULY 9 REVISED FERURY 99 Meets EI Standards RS-- and RS- and CCI Recommendations V. and X. Designed for Multipoint ransmission on Long us Lines in Noisy Environments -State s us Voltage

More information

description/ordering information

description/ordering information AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA

More information

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001 SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001 Convert TTL Voltage Levels to MOS Levels High Sink-Current

More information

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS Members of the Texas Instruments Widebus Family Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture Optimizes PCB Layout Distributed

More information

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265 SDAS040B DECEMBER 983 REVISED JANUARY 995 Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers Eliminate the Need for 3-State Overlap Protection pnp Inputs Reduce dc Loading Open-Collector

More information

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER AM6LS SLLSG JANUARY 979 REVISED FEBRUARY Meets or Exceeds the Requirements of ANSI TIA/EIA--B and ITU Recommendation V. Operates From a Single -V Supply TTL Compatible Complementary Outputs High Output

More information

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels description/ordering information The SN74CBTS3306 features independent line switches with Schottky diodes on the I/Os to clamp undershoot.

More information

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS Members of the Texas Instruments Widebus Family Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture Optimizes PCB Layout Distributed

More information

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER Meets or Exceeds Requirements of ANSI EIA/TIA-422-B and ITU Recommendation V. -State, TTL-Compatible s Fast Transition Times High-Impedance Inputs Single -V Supply Power-Up and Power-Down Protection Designed

More information

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and GND Configurations to Minimize High-Speed

More information

description logic diagram (positive logic) logic symbol

description logic diagram (positive logic) logic symbol SDAS074B APRIL 1982 REVISED JANUARY 1995 AS1004A Offer High Capacitive-Drive Capability Driver Version of ALS04B and AS04 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers

More information

SN65ALS1176 DIFFERENTIAL BUS TRANSCEIVER

SN65ALS1176 DIFFERENTIAL BUS TRANSCEIVER Meets or Exceeds the Requirements of TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendations V.11 and X.27 Recommended for PROFIBUS Applications Operates at Data Rates up to 35 MBaud Operating Temperature

More information

Distributed by: www.jameco.com -8-8-44 The content and copyrights of the attached material are the property of its owner. Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA-4-B

More information

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER 1 1FEATURES Controlled Baseline One Assembly One Test Site One Fabrication Site Extended Temperature Performance of 55 C to 125 C Enhanced Diminishing Manufacturing Sources (DMS) Support Enhanced Product-Change

More information

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

LF411 JFET-INPUT OPERATIONAL AMPLIFIER LF411 JFET-INPUT OPERATIONAL AMPLIFIER Low Input Bias Current, 50 pa Typ Low Input Noise Current, 0.01 pa/ Hz Typ Low Supply Current, 2 ma Typ High Input impedance, 10 12 Ω Typ Low Total Harmonic Distortion

More information

description logic diagram (positive logic) logic symbol

description logic diagram (positive logic) logic symbol SDAS112B APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs description These

More information

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Input Clamping Diodes Simplify System Design Open-Collector Drivers for Indicator Lamps and Relays Inputs Fully Compatible With Most

More information

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA-4-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.7 Designed for Multipoint Transmission on Long Bus Lines in

More information

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET Inputs Are TTL-Voltage Compatible Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output Drive Current Fanout to 15 F Devices SCR-Latchup-Resistant

More information

SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SDFS027A D3217, JANUARY 1989 REVISED OCTOBER 1993

SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SDFS027A D3217, JANUARY 1989 REVISED OCTOBER 1993 Combines F245 and F280B Functio in One Package High-Impedance N-P-N Inputs for Reduced Loading (70 µa in Low and High States) High Output Drive and Light Bus Loading 3-State B Outputs Sink 64 ma and Source

More information

SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVER SN7ALS9 Meets or Exceeds the Requirements of ANSI Standard EIA/TIA--B and ITU Recommendation V. Designed to Operate up to Mbaud -State TTL Compatible Single -V Supply Operation High Output Impedance in

More information

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS Qualified for Automotive Applications Fully Static Operation Buffered Inputs Common Reset Positive Edge Clocking Typical f MAX = 60 MHz at = 5 V, = 5 pf, T A = 25 C Fanout (Over Temperature Range) Standard

More information

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS LM29, LM39 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS SLOS59 JULY 1979 REVISED SEPTEMBER 199 Wide Range of Supply Voltages, Single or Dual Supplies Wide Bandwidth Large Output Voltage Swing Output Short-Circuit

More information

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003 Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003 The CD4536B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages

More information

SN54ALS857, SN74ALS857 HEX 2-TO-1 UNIVERSAL MULTIPLEXERS WITH 3-STATE OUTPUTS SDAS170A DECEMBER 1982 REVISED JANUARY 1995

SN54ALS857, SN74ALS857 HEX 2-TO-1 UNIVERSAL MULTIPLEXERS WITH 3-STATE OUTPUTS SDAS170A DECEMBER 1982 REVISED JANUARY 1995 Select True or Complementary Data Perform AND/NAND (Masking) of A or B Operand Cascadable to Expand Number of Operands Detect Zeros on A or B Operands -State Outputs Interface Directly With System Bus

More information

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels Designed to Be Used in Level-Shifting Applications description/ordering information The SN74CBTD3861 provides ten bits of high-speed

More information

AVAILABLE OPTIONS CERAMIC DIP (J) 6 mv ua747cd ua747cn. 5 mv ua747mj ua747mw ua747mfk

AVAILABLE OPTIONS CERAMIC DIP (J) 6 mv ua747cd ua747cn. 5 mv ua747mj ua747mw ua747mfk SLOS9A D971, FEBRUARY 1971 REVISED OCTOBER 199 No Frequency Compensation Required Low Power Consumption Short-Circuit Protection Offset-Voltage Null Capability Wide Common-Mode and Differential Voltage

More information

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS The RM4136 and RV4136 are obsolete and are no longer supplied. Continuous Short-Circuit Protection Wide Common-Mode and Differential Voltage Ranges No Frequency Compensation Required Low Power Consumption

More information

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS SN, SN7 Choice of Open-Collector, Open-Emitter, or -State s High-Impedance State for Party-Line Applications Single-Ended or Differential AND/NAND s Single -V Supply Dual Channel Operation Compatible With

More information

description/ordering information

description/ordering information µ SLVS060K JUNE 1976 REVISED APRIL 2005 3-Terminal Regulators Output Current Up To 500 ma No External Components High Power-Dissipation Capability Internal Short-Circuit Current Limiting Output Transistor

More information

SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS 3-State Outputs Interface Directly With System Bus Gated Output-Control LInes for Enabling or Disabling the Outputs Fully Independent Clock Virtually Eliminates Restrictions for Operating in One of Two

More information

description/ordering information

description/ordering information Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Outputs Drive Bus Lines, Buffer Memory Address Registers, or Drive Up To 15 LSTTL Loads True Outputs Low Power Consumption, 80-µA Max I CC

More information

CD54HC4015, CD74HC4015

CD54HC4015, CD74HC4015 CD54HC4015, CD74HC4015 Data sheet acquired from Harris Semiconductor SCHS198C November 1997 - Revised May 2003 High Speed CMOS Logic Dual 4-Stage Static Shift Register [ /Title (CD74 HC401 5) /Subject

More information

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS Qualified for Automotive Applications Typical V OLP (Output Ground Bounce) 2.3 V at = 3.3 V, T A = 25 C Supports Mixed-Mode Voltage

More information

description/ordering information

description/ordering information Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V CC ) Supports Unregulated Battery Operation Down to 2.7 V Typical V OLP (Output Ground Bounce)

More information

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN75158 DUAL DIFFERENTIAL LINE DRIVER SN78 Meets or Exceeds the Requirements of ANSI EIA/TIA--B and ITU Recommendation V. Single -V Supply Balanced-Line Operation TTL Compatible High Output Impedance in Power-Off Condition High-Current Active-Pullup

More information

SN75ALS085 LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

SN75ALS085 LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER Meets or Exceeds the Requirements of IOS 8802.3:1989 and ANSI/IEEE Std 802.3-1988 Interdevice Loopback Paths for System Testing Squelch Function Implemented on the Receiver Inputs Drives a Balanced 78-Ω

More information

ua9636ac DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

ua9636ac DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE SLLSB OCTOBER 9 REVISED MAY 995 Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-3-B and -3-E and ITU Recommendations V. and V. Output Slew Rate Control Output Short-Circuit-Current Limiting

More information

SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS SN756B, SN756B SLLS5B OCTOBER 98 REVISED MAY 995 Meets IEEE Standard 88-978 (GPIB) 8-Channel Bidirectional Transceivers Power-Up/Power-Down Protection (Glitch Free) Designed to Implement Control Bus Interface

More information

SN54HC652, SN74HC652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SN54HC652, SN74HC652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 11 ns ±6-mA Output Drive at 5 V SN54HC652...JT

More information

CD54AC04, CD74AC04 HEX INVERTERS

CD54AC04, CD74AC04 HEX INVERTERS CD54AC04, CD74AC04 HEX INVERTERS AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption

More information

SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B DIFFERENTIAL BUS TRANSCEIVERS

SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B DIFFERENTIAL BUS TRANSCEIVERS SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B DIFFERENTIAL BUS TRANSCEIVERS SLLS040H AUGUST 1987 REVISED JUNE 2000 Meet or Exceed the Requirements of TIA/EIA-422-B, TIA/EIA-485-A and ITU Recommendations

More information

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER SLVS457A JANUARY 2003 REVISED MARCH 2003 Equivalent Input Noise Voltage 5 nv/ Hz Typ at 1 khz Unity-Gain Bandwidth... 10 MHz Typ High Slew Rate...9

More information

SN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS Noninverting Buffers With Open-Collector Outputs description These devices contain six independent noninverting buffers. They perform the Boolean function Y = A. The open-collector outputs require pullup

More information

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS Operating Voltage Range of 4.5 V to 5.5 V Low Power Consumption, 80-µA Max I CC Typical t pd = 12 ns ±6-mA Output Drive at 5 V Low Input Current of 1 µa Max Inputs Are TTL-Voltage Compatible High-Current

More information

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K APRIL 1996 REVISED FEBRUARY 2003 Operating Range of 4.5 V to 5.5 V Max t pd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max I CC ±8-mA Output Drive

More information

SN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

SN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS SN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS SDAS190A APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard

More information

AVAILABLE OPTIONS TEMPERATURE RANGE 0 C to 70 C 40 C to 85 C SOIC SN75LBC175D SN65LBC175D Wide SOIC SN65LBC175DW PDIP SN75LBC175N SN65LBC175N

AVAILABLE OPTIONS TEMPERATURE RANGE 0 C to 70 C 40 C to 85 C SOIC SN75LBC175D SN65LBC175D Wide SOIC SN65LBC175DW PDIP SN75LBC175N SN65LBC175N SLLS7G OCTOBER 993 REVISED MARCH2009 Meets or Exceeds the EIA Standards RS-422-A, RS-423-A, RS-485, and CCITT Recommendation V. Designed to Operate With Pulse Durations as Short as 20 ns Designed for Multipoint

More information

5-V Dual Differential PECL Buffer-to-TTL Translator

5-V Dual Differential PECL Buffer-to-TTL Translator 1 1FEATURES Dual 5-V Differential PECL-to-TTL Buffer 24-mA TTL Ouputs Operating Range PECL V CC = 4.75 V to 5.25 V with GND = 0 V Support for Clock Frequencies of 250 MHz (TYP) 3.5-ns Typical Propagation

More information

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE www.ti.com SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE SCES543A FEBRUARY 2004 REVISED AUGUST 2006 FEATURES Controlled Baseline Typical V OHV (Output V OH Undershoot) >2 V at V CC = 3.3 V, T A = 25 C One

More information

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Three Enable Inputs

More information

SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER SNALS0, SNALS0A TRIPLE DIFFERTIAL BUS TRANSCEIVER Three Bidirectional Transceivers Driver Meets or Exceeds ANSI Standard EIA/TIA--B and RS-8 and ITU Recommendation V. Two Skew Limits Available Designed

More information

SN75160B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

SN75160B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER Meets IEEE Standard 488-978 (GPIB) 8-Channel Bidirectional Transceiver Power-Up/Power-Down Protection (Glitch Free) High-Speed, Low-Power Schottky Circuitry Low Power Dissipation...7 mw Max Per Channel

More information

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES SDAS113B APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers

More information

description 1PRE 1Q 1Q GND 2Q 2Q 2PRE 1CLK 1D 1CLR V CC 2CLR 2D 2CLK D, N, OR PW PACKAGE (TOP VIEW) FUNCTION TABLE

description 1PRE 1Q 1Q GND 2Q 2Q 2PRE 1CLK 1D 1CLR V CC 2CLR 2D 2CLK D, N, OR PW PACKAGE (TOP VIEW) FUNCTION TABLE SCAS499A DECEMBER 1986 REVISED APRIL 1996 Center-Pin V CC and GND Configuratio Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS) 1-µm Process 500-mA Typical Latch-Up Immunity

More information

CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES

CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES Inputs Are TTL-Voltage Compatible Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output

More information

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS MC489, MC489A, SN5589, SN5589A, SN7589, SN7589A QUADRUPLE LINE RECEIVERS SLLS095D SEPTEMBER 973 REVISED OCTOBER 998 Input Resistance...3 kω to 7 kω Input Signal Range...±30 V Operate From Single 5-V Supply

More information

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER ua967ac Meets or Exceeds the Requirements of ANSI Standards EIA/TIA--B and EIA/TIA--B and ITU Recommendations V. and V. Operates From Single -V Power Supply Wide Common-Mode Voltage Range High Input Impedance

More information

CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly

More information

description logic symbol

description logic symbol SDAS187A APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs description These

More information

DS8830, SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS

DS8830, SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS DS8830, SN5583, SN7583 DUAL DIFFERENTIAL LINE DRIVERS Single 5-V Supply Differential Line Operation Dual Channels T TL Compatibility Short-Circuit Protection of Outputs Output Clamp Diodes to Terminate

More information

CD74FCT245 BiCMOS OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

CD74FCT245 BiCMOS OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS BiCMOS Technology With Low Quiescent Power Buffered Inputs Noninverted Outputs Input/Output Isolation From V CC Controlled Output Edge Rates 64-mA Output Sink Current Output Voltage Swing Limited to 3.7

More information

L293, L293D QUADRUPLE HALF-H DRIVERS

L293, L293D QUADRUPLE HALF-H DRIVERS Featuring Unitrode L and LD Products Now From Texas Instruments Wide Supply-Voltage Range: 4.5 V to 6 V Separate Input-Logic Supply Internal ESD Protection Thermal Shutdown High-Noise-Immunity Inputs Functionally

More information

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT www.ti.com FEATURES SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT SCES382K MARCH 2002 REVISED APRIL 2007 Available in the Texas Instruments Low Power Consumption, 10-µA Max I CC NanoFree Package

More information

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT 1 SN74LVC1G126-Q1 www.ti.com... SCES467B JULY 2003 REVISED APRIL 2008 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT 1FEATURES Qualified for Automotive Applications ESD Protection Exceeds 2000 V Per MIL-STD-883,

More information

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS www.ti.com FEATURES Low Supply Current... 85 µa Typ Low Offset Voltage... 2 mv Typ Low Input Bias Current... 2 na Typ Input Common Mode to GND Wide Supply Voltage... 3 V < V CC < 32 V Pin Compatible With

More information

5-V PECL-to-TTL Translator

5-V PECL-to-TTL Translator 1 SN65ELT21 www.ti.com... SLLS923 JUNE 2009 5-V PECL-to-TTL Translator 1FEATURES 3ns (TYP) Propagation Delay Operating Range: V CC = 4.2 V to 5.7 V with GND = 0 V 24-mA TTL Output Deterministic Output

More information

CD74AC251, CD74ACT251

CD74AC251, CD74ACT251 Data sheet acquired from Harris Semiconductor SCHS246 August 1998 CD74AC251, CD74ACT251 8-Input Multiplexer, Three-State Features Buffered Inputs Typical Propagation Delay - 6ns at V CC = 5V, T A = 25

More information

3.3 V Dual LVTTL to DIfferential LVPECL Translator

3.3 V Dual LVTTL to DIfferential LVPECL Translator 1 SN65LVELT22 www.ti.com... SLLS928 DECEMBER 2008 3.3 V Dual LVTTL to DIfferential LVPECL Translator 1FEATURES 450 ps (typ) Propagation Delay Operating Range: V CC 3.0 V to 3.8 with GND = 0 V

More information

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N Designed to Reduce Reflection Noise Repetitive Peak Forward Current to 200 ma 12-Bit Array Structure Suited for Bus-Oriented Systems description/ordering information This Schottky barrier diode bus-termination

More information