Design Examples. MEAD March Richard Schreier. ANALOG DEVICES R. SCHREIER ANALOG DEVICES, INC.
|
|
- Meagan Mason
- 6 years ago
- Views:
Transcription
1 Design Examples MEAD March 008 Richard Schreier ANALOG DEVICES Catalog nd -Order Lowpass Architecture: Single-bit, switched-capacitor Application: General-purpose, low-frequency ADC 5 th -Order Lowpass Architecture: Multi-bit switched-capacitor Application: Audio 3-0 Cascade Architecture: (Multibit MOD, pipeline) Cascade Application: Wideband communications 4 6 th -Order Bandpass Architecture: Single-loop with LC, Active-RC and switchedcapacitor resonators Application: High-dynamic-range radio receiver
2 . MOD Specifications Parameter Symbol Value Units Bandwidth f B ~ khz Sampling Frequency f s MHz Signal-to-Noise Ratio SNR 00 db Supply Voltage VDD 3 V Assumptions Single-bit switched-capacitor realization Input voltage range is 0-VDD (single-ended) Reference voltage is VDD Op-amp swing is V pp (differential) 3 Toolbox Design OSR = 500; H = synthesizentf(,osr,0,); [snr amp] = simulatesnr(h,osr); plot(amp,snr,'bd',amp,snr,'b-'); SQNR (db) Very high SQNR Quantization noise will be negligible. Maximum input signal dbfs Let s not worry about instability Input Amplitude (db) 4
3 Block Diagram & DR Scaling U z b c X X z Q V a a form = 'CIFB'; [a,g,b,c] = realizentf(h,form); b(:end) = 0; ABCD = stuffabcd(a,g,b,c,form); [ABCDs umax] = scaleabcd(abcd); [a,g,b,c] = mapabcd(abcds,form); Code yields a = [0.7, 0.4], b = [0.7], c = [ ], u max = 0.9 Quantize to a = b = a = /4, c = /3 for convenience. 5 Simulated Spectrum PSD (dbfs/nbw) NBW =.8x0 4 f s Normalized Frequency ( f s ) STF NTF (scaled) Coefficient change has negligible performance impact Peak SQNR = 5 db, H =.. 6
4 Simplified Schematic x x L D Q C v Difference Equations x ( n + ) = x ( n) + b un ( ) a vn ( ) x ( n + ) = x ( n) + c x ( n) a vn ( ) vn ( ) = Qx ( ( n) ) Timing x (n) x (n+) x (n) x (n+) v(n) Verify that the circuit follows the difference equations. Check the quantizer and feedback timing carefully! 7 V in VDD VSS V d V d V d VDD VSS V d First Integrator C C Want input (full-scale) range = [0,3] V and want op-amp swing = [,+] V differential x = V x / V, u =(V in.5 V)/.5 V C C = b 3 = V x 0, V x = C /C (V in V DD v d ) Homework: Verify timing & polarity 8
5 Absolute Capacitor Values Absolute capacitor values are determined by thermal noise considerations Capacitor ratios are set by the desired dynamics. For example, assume noise is purely kt/c noise i.e. device noise is negligible. Since thermal noise is white, we get a factor of OSR reduction in the in-band noise i.e. v n = OSR kt C v n = 0 µv rms C = 83 ff C = pf These capacitor values are quite reasonable! C gets smaller if the output swing of the op-amp is increased. 9 V d VSS V d VDD Second Integrator C C 4C V x V x VDD VSS V d V d In-band noise of second integrator is greatly attenuated ( OSR) By a factor of (approximately). 0 6 Capacitor sizes dictated by charge injection errors and desired ratio accuracy 0 Homework: Verify capacitor ratios ± Hint: V x = (4C/C) V x (C/C) V DD v)
6 Building Block Op Amp bias4 VDD bias3 VON VIP VIN VOP vocm bias vocm bias x bias Folded-cascode op-amp with switched-capacitor common-mode feedback Op-Amp Specifications 50% of T/ = 0.5 µs; Q max = C VDD = 0.5 pc I slew = µa is sufficient T/ = 0τ; τ = C g m ; C = 0. pf g m = µa/v Power consumption can be very low! As a rule of thumb, A min OSR for negligible SQNR reduction Assumes that the op amps are linear and that the integrator gain factors are close to. SQNR margin can be traded for reduced op-amp gain requirements. In this implementation, the integrator gain factors are /3 and /, and the gain requirements are relaxed For example, A = 40 db is sufficient for 0 db SQNR and the width of the deadband around 0 V is only 4 µv if A = 40 db.
7 Building Block Latched Comparator VDD V+ V S To DFF R S R VSS Falling phase initiates regenerative action S and R connected to a Set/Reset latch 3 Building Block Clock Generator CLK * * * * D D CLK D D 4 * = Delay Control
8 . MOD5 Specifications Parameter Symbol Value Units Signal Bandwidth f B 50 khz Sampling Frequency f s 8 MHz Signal-to-Noise Ratio SNR 0 db Supply Voltage VDD 3 V Assumptions Single-bit switched-capacitor realization Input voltage range is ± V (differential) Reference voltage is V (differential) and Op amp swing is 4 V pp (differential) 5 SQNR (db) Toolbox Design OSR = 8e6/(*50e3); % OSR = 80 H = synthesizentf(5,osr,,.5); amp = [-40:5: :0]; snr = simulatesnr(h,osr,amp); plot(amp,snr,'bd',amp,snr,'b-'); Input Amplitude (db) 6 Very high peak SQNR Quantization noise will be negligible. Maximum input signal 4 dbfs Scale such that input range is 50% of full-scale.
9 First Integrator VREFP VREFN C C C V in V x VREFN VREFP Input-referred differential noise power is P n = kt C Peak signal power is P s = ( V) = V 8kT SNR 0 db SNR requires C = = pf OSR This is a big capacitor! P s 7 Dynamic Range Scaling & Topology Selection form = 'CRFB'; % or CRFF [a,g,b,c] = realizentf(h,form); b(:end) = 0; % for CRFB only ABCD = stuffabcd(a,g,b,c,form); [ABCDs umax] = scaleabcd(abcd); [a,g,b,c] = mapabcd(abcds,form); form = CRFB yields b = 0., i.e. C = 0C! The integrating capacitor is VERY large! form = CRFF yields b = 0.39, i.e. C =.5C The integrating capacitor is still large, but is more reasonable. 8
10 PSD (dbfs/nbw) Simulated Spectrum 0 dbfs input SQNR = db 40 NBW = 370 Hz Frequency (Hz) Used k derived from simulation to calculate true NTF Need to set b 6 = /k to maintain unity STF. 9 He ( πif ) N STF Block Diagram b 6 u(n) c, c, g c 3, c 4, g Integrator Resonator Resonator Q v(n) b a a a 3 a 4 a 5 -g b z - x (n) c z z - x (n+) c z - x 3 (n) a a a 3 Summation is usually performed by a single passive switched-capacitor network 0
11 Timing Check x x x5 S Desired Difference Equations Timing x ( n + ) = x () n + b un () c vn () x ( n + ) = c x () n + x () n g x 3 () n x (n) x (n+) x 3 ( n + ) = c 3 x ( n + ) + x 3 () n x (n) x (n+) x 4 ( n + ) = c 4 x 3 () n + x 4 () n g x 5 () n x x 3 (n) x 3 (n+) 5 ( n + ) = c 5 x 4 ( n + ) + x 5 () n yn () = a x () n + a x ( n + ) + a 3 x 3 () n x 4 (n) x 4 (n+) + a 4 x 4 ( n + ) + a 5 x 5 () n + b 6 un () x 5 (n) x 5 (n+) y a () n = ( a + a c )x () n + a x () n + ( a 3 a g + a 4 c 4 )x 3 () n y(n) + a 4 x 4 () n + ( a 5 a 4 g )x 5 () n + b 6 un ( ) vn () = Qyn [ ()] v(n) [ y a = y+ b 6 ( un ( ) un ()) STF a () z = STF() z ( z )NTF() z ] Behavioral Schematic
12 Impulse Response Verification Expected Impulse Response Simulated Impulse Response Time, µs 3 Potential Improvements Clock faster Reduces modulator order. Reduces the size of all capacitors whose values are dictated by noise. Use multi-bit quantization Reduces modulator order. Increases b (after performing voltage scaling), thereby reducing total capacitor area. 4
13 3. -0 Cascade Specifications Parameter Symbol Value Units Bandwidth f B.5 MHz Sampling Frequency f s 0 MHz Signal-to-Noise Ratio SNR 90 db Supply Voltage VDD 5 V Simplified Block Diagram U 5-bit MOD V 5 E V Pipeline ADC 7 ( z - ) V 5 Toolbox Evaluation BW =.5e6; Fs = 0e6; OSR = Fs/(*BW); M = 3; nlev = M+; nb = 7; kpipe = ^nb; Ha = zpk([ ],[0 0],,); amp = [-0:5:-5 -::-6-5:0]; sqnr = zeros(,length(amp)); N = 89; ftest = round(0.6/osr*n); u = M*sin(*pi*ftest/N*[0:N-]); for i = :length(amp) [v junk junk y] = simulatedsm(undbv(amp(i))*u,ha,nlev); v = ds_quantize(kpipe*(v-y),kpipe+); v = v - filter([ - ],, v/kpipe); spec = fft(v.*hann(n))/(m*n/4); sqnr(,i) = calculatesnr(spec(:ceil(n//osr)),ftest); spec = fft(v.*ds_hann(n))/(m*n/4); sqnr(,i) = calculatesnr(spec(:ceil(n//osr)),ftest); end plot(amp,sqnr(,:),'m^','markersize',0,'linewidth',); hold on; plot(amp,sqnr(,:),'m--','linewidth',3); plot(amp,sqnr(,:),'bs','markersize',0,'linewidth',); plot(amp,sqnr(,:),'b-','linewidth',3); figuremagic([-0 0],0,, [0 0],0,); 6
14 0 Ideal SQNR Curve 00 Overall SQNR SQNR (db) db SQNR of MOD Input Amplitude (db) Simulated peak SQNR = 05 db Again, there is a lot of margin, so quantization noise should be small. 7 Gain Mismatch (Capacitor Ratio Error) v = ds_quantize(kpipe*(v-y)*(+gain_mismatch),kpipe+); 0 Peak SQNR (db) Gain Mismatch Need gain error < ~0.5% Not a problem if moderately large capacitors are used. 8
15 Peak SQNR (db) NTF Zero Error (Due to Finite Op-Amp Gain) Ha = zpk([ ]*(-/gain),[0 0],,); Op-Amp Gain (db) Need op-amp gain > 65 db Again, not an unreasonable requirement. 9 Vin Block Diagram [Brooks 997] z z - z DAC DAC 4-b 3-b 3-b 5-b Correction/Cancellation Logic Has bit of overlap at each stage Dout 30
16 An Integrator Stage V ip V refp b0 b0 C P,0 b3 b3 b3 b3 C P,3 C N,3 C V x V in b0 b0 V refn C N, Bandpass Modulator Vin 3 MHz IF 300 khz BW BP Σ ADC LO 4 MHz CLK Want high dynamic range (~90 db) with low power consumption (~50 mw) Desire a continuous-time architecture for its inherent anti-aliasing properties Σ Toolbox indicates we should use a 6 th -order, 8-level modulator Use a FB topology to get a clean STF. 3
17 Simplified Architecture LC Tank Feedback DAC More Resonators and Feedback DACs Flash ADC LO IF V-I Converter LNA+Mixer ADC Front End Bandpass Σ ADC ADC Back End 33 Features of the Architecture The mixer output current is processed by passive components which yield gain without adding noise or distortion, and without consuming power More front-end gain makes back-end noise less important. The first feedback DAC cancels the bulk of the in-band portion of the mixer output, effectively passing only a residue to the ADC backend Large signal-handling capability is not compromised. Only the LNA, Mixer and ADC front end have to deal with the full dynamic range of the signal. 34
18 Choices for the Second Resonator? FLASH A second LC tank would require the least power, but would also need more pins Active-RC: ma for 50 nv/ Hz i.r. noise Switched-C:Estimate >0 ma for same i.r.n. g m -C:Tough to get linearity and stability Use Active-RC Tuning implemented with 8-bit capacitor arrays : tuning range, regardless of process. 35 Choices for the Third Resonator? 3-bit Active-RC:Q and drift are uncertain; might need a fourth resonator Switched-C:Q is high (>00) and drift is low Use Switched-C Consumes ma and has an i.r.n of 300 nv/ Hz. 36
19 SC Resonator 9C 4C φ 7C φ φ φ 3C φ φ φ φ φ φ f = acos = f s 7C Center frequency is set by capacitor ratios LDI structure guarantees pole on unit circle ( A = ). 37 AGC For a 8 dbm input, the mixer output is ma pp, so DAC needs to sink ma Power consumption can be reduced at low signal levels (the usual case) by reducing DAC s full-scale Reduces the FS of the ADC and thus gives the ADC more gain. Lowering DAC s full-scale also reduces the output current noise of the DAC Includes mismatch-induced and dynamic errors as well as thermal noise. Placing a variable-gain element after the LC tank compensates for the reduced signal level and also saves current by minimizing the i.r.n. of the ADC s backend 38
20 Full ADC External LC Tank Tunable Elements f CLK = 3-6 MHz RC Reson. SC Reson. 9-level Flash LO DAC ESL IFIN MHz LNA V-I Converter Full-Scale Adjust To Decimation Filter Achieves NF = 8 db and IIP3 = 0 dbm with P = 50 mw 39 Noise Density (db relative to a 370-ohm resistor) RC Noise vs. AGC 50 khz BW Total LNA/Mixer DAC Mismatch DAC Thermal Full-Scale (dbm) 40 Quantization SC Backend
21 Spectrum of Undecimated Output f CLK = 8 MHz 0 0 dbfs Output f CLK = 8 MHz IF = MHz dbfs/nbw Theoretical PSD Measured PSD NBW = 3.3kHz Frequency (MHz) Spectrum of Decimated Output BW = khz f CLK = 6 MHz Dec-by-48 dbfs/nbw No signal INF = 87 dbfs 8 dbm 03.5 MHz + 5 khz dbfs output INF = -83 dbfs 0 40 NBW=00 Hz Frequency Offset (khz) 4
22 0 0 Spectrum of Decimated Output BW = 5 khz, 4-bit data f CLK = 6 MHz dec-by-900 dbfs/nbw No signal INF = 04 dbfs 7 dbm 03.5 MHz + khz 0.5 dbfs output INF = -95 dbfs 0 NBW= Hz Frequency Offset (khz) 43 Measured SNR f IF = 73 MHz, f LO = 69 MHz, f CLK =3MHz OSR =900 SNR (db) OSR =48 AGC range P in (dbm) 44
23 Summary Design OSR DR (db) Lessons MOD MOD Cascade 8 90 CT BP (LC) High OSR is helpful. Σ can yield a very robust design. FF topology has lower cap. area than FB. Multi-bit quantization is needed to get high SNR at low OSR. Must be watchful of gain mismatch and NTF zero error in a cascaded system. An LC tank enables a power-efficient bandpass Mixer+ADC. The loop filter can use both continuoustime and discrete-time resonators. Many design choices: Σ/Σ, single-loop/multi-loop, single-bit/multi-bit, lowpass/bandpass, discrete-time/ continuous-time, real/quadrature 45
MITOPENCOURSEWARE High-Speed Communication Circuits and Systems Lecture 29 Lowpass and Bandpass Delta-Sigma Modulation.
MITOPENCOURSEWARE MASSACUSETTS INSTITUTE OF TECHNOLOGY 6.976 High-Speed Communication Circuits and Systems Lecture 29 Lowpass and Bandpass Delta-Sigma Modulation Richard Schreier ANALOG DEVICES Copyright
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationA 2.5 V 109 db DR ADC for Audio Application
276 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.4, DECEMBER, 2010 A 2.5 V 109 db DR ADC for Audio Application Gwangyol Noh and Gil-Cho Ahn Abstract A 2.5 V feed-forward second-order deltasigma
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationUnderstanding Delta-Sigma Data Converters
Understanding Delta-Sigma Data Converters Richard Schreier Analog Devices, Inc. Gabor C. Temes Oregon State University OlEEE IEEE Press iwiley- INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION Foreword
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationBandPass Sigma-Delta Modulator for wideband IF signals
BandPass Sigma-Delta Modulator for wideband IF signals Luca Daniel (University of California, Berkeley) Marco Sabatini (STMicroelectronics Berkeley Labs) maintain the same advantages of BaseBand converters
More informationOversampling Converters
Oversampling Converters Behzad Razavi Electrical Engineering Department University of California, Los Angeles Outline Basic Concepts First- and Second-Order Loops Effect of Circuit Nonidealities Cascaded
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationA 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology
A 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology M. Annovazzi, V. Colonna, G. Gandolfi, STMicroelectronics Via Tolomeo, 2000 Cornaredo (MI), Italy vittorio.colonna@st.com
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Project submission: Project reports due Dec. 5th Please make an appointment with the instructor for a 15minute meeting on Monday Dec. 8 th Prepare to give a 3 to 7 minute
More informationRELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE
RELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE Mehdi Taghizadeh and Sirus Sadughi Department of Electrical Engineering, Science and Research Branch,
More informationCMOS High Speed A/D Converter Architectures
CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.
More informationSystem Level Design of a Continuous-Time Delta-Sigma Modulator for Portable Ultrasound Scanners
Downloaded from orbit.dtu.dk on: Jul 23, 2018 System Level Design of a Continuous-Time Delta-Sigma Modulator for Portable Ultrasound Scanners Llimos Muntal, Pere; Færch, Kjartan; Jørgensen, Ivan Harald
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationPaper presentation Ultra-Portable Devices
Paper presentation Ultra-Portable Devices Paper: Lourans Samid, Yiannos Manoli, A Low Power and Low Voltage Continuous Time Δ Modulator, ISCAS, pp 4066-4069, 23 26 May, 2005. Presented by: Dejan Radjen
More informationCascaded Noise-Shaping Modulators for Oversampled Data Conversion
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion Bruce A. Wooley Stanford University B. Wooley, Stanford, 2004 1 Outline Oversampling modulators for A/D conversion Cascaded noise-shaping
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More informationNOISE IN SC CIRCUITS
ECE37 Advanced Analog Circuits Lecture 0 NOISE IN SC CIRCUITS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen Understanding of CMOS analog circuit
More informationINTRODUCTION TO DELTA-SIGMA ADCS
ECE37 Advanced Analog Circuits Lecture INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationA Multi-bit Delta-Sigma Modulator with a Passband Tunable from DC to Half the Sampling Frequency. Kentaro Yamamoto
A Multi-bit Delta-Sigma Modulator with a Passband Tunable from DC to Half the Sampling Frequency by Kentaro Yamamoto A thesis submitted in conformity with the requirements for the degree of Master of Applied
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationLecture 3 Switched-Capacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,
More informationHow to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion
How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion Axel Thomsen, Design Manager Silicon Laboratories Inc. Austin, TX 1 Why this talk? A
More informationLow- Power Third- Order ΣΔ Modulator with Cross Couple Paths for WCDMA Applications
C. Della Fiore, F. Maloberti, P. Malcovati: "Low-Power Third-Order ΣΔ Modulator with Cross Couple Paths for WCDMA Applications"; Ph. D. Research in Microelectronics and Electronics, PRIME 2006, Otranto,
More informationEE247 Lecture 27. EE247 Lecture 27
EE247 Lecture 27 Administrative EE247 Final exam: Date: Wed. Dec. 19 th Time: 12:30pm-3:30pm Location: 70 Evans Hall Extra office hours: Thurs. Dec. 13 th, 10:am2pm Closed course notes/books No calculators/cell
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationImproved offline calibration for DAC mismatch in low OSR Sigma Delta ADCs with distributed feedback
Improved offline calibration for DAC mismatch in low OSR Sigma Delta ADCs with distributed feedback Maarten De Bock, Amir Babaie-Fishani and Pieter Rombouts This document is an author s draft version submitted
More informationA Low-Power Single-Bit Continuous-time DS Converter with 92.5dB Dynamic Range and design of Low-Voltage Σ ADCs
A Low-Power Single-Bit Continuous-time DS Converter with 92.5dB Dynamic Range and design of Low-Voltage Σ ADCs Sakkarapani Balagopal and Vishal Saxena* Department of Electrical and Computer Engineering
More information1GHz low voltage LNA, mixer and VCO
DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Sciences MULTIFREQUENCY CELL IMPEDENCE MEASUREMENT
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Sciences MULTIFREQUENCY CELL IMPEDENCE MEASUREMENT EE247 Term Project Eddie Ng Mounir Bohsali Professor
More informationA 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC
A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC Zhijie Chen, Masaya Miyahara, Akira Matsuzawa Tokyo Institute of Technology Symposia on VLSI Technology and Circuits Outline Background
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationIntegrated Microsystems Laboratory. Franco Maloberti
University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art
More information3 rd order Sigma-delta modulator with delayed feed-forward path for low-power applications
3 rd order Sigma-delta modulator with delayed feed-forward path for low-power applications Min-woong Lee, Seong-ik Cho Electronic Engineering Chonbuk National University 567 Baekje-daero, deokjin-gu, Jeonju-si,
More informationECEN 610 Mixed-Signal Interfaces
Spring 2014 S. Hoyos-ECEN-610 1 ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Oversampling ADC Spring 2014 S. Hoyos-ECEN-610 2 Spring 2014 S. Hoyos-ECEN-610
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationINF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012
INF4420 ΔΣ data converters Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Oversampling Noise shaping Circuit design issues Higher order noise shaping Introduction So far we have considered
More informationGábor C. Temes. School of Electrical Engineering and Computer Science Oregon State University. 1/25
Gábor C. Temes School of Electrical Engineering and Computer Science Oregon State University temes@ece.orst.edu 1/25 Noise Intrinsic (inherent) noise: generated by random physical effects in the devices.
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationLow voltage LNA, mixer and VCO 1GHz
DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More information2011/12 Cellular IC design RF, Analog, Mixed-Mode
2011/12 Cellular IC design RF, Analog, Mixed-Mode Mohammed Abdulaziz, Mattias Andersson, Jonas Lindstrand, Xiaodong Liu, Anders Nejdel Ping Lu, Luca Fanori Martin Anderson, Lars Sundström, Pietro Andreani
More informationWideband Sampling by Decimation in Frequency
Wideband Sampling by Decimation in Frequency Martin Snelgrove http://www.kapik.com 192 Spadina Ave. Suite 218 Toronto, Ontario, M5T2C2 Canada Copyright Kapik Integration 2011 WSG: New Architectures for
More informationArchitectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters
0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationMASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1
MASH 2- MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN Yu hang, Ning Xie, Hui Wang and Yejun He College of Information Engineering, Shenzhen University, Shenzhen, Guangdong 58060, China kensouren@yahoo.com.cn
More informationDifferential Amplifiers
Differential Amplifiers Benefits of Differential Signal Processing The Benefits Become Apparent when Trying to get the Most Speed and/or Resolution out of a Design Avoid Grounding/Return Noise Problems
More informationADVANCES in VLSI technology result in manufacturing
INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2013, VOL. 59, NO. 1, PP. 99 104 Manuscript received January 8, 2013; revised March, 2013. DOI: 10.2478/eletel-2013-0012 Rapid Prototyping of Third-Order
More informationCascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University
Cascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University Bruce A. Wooley - 1 - Copyright 2005, Stanford University Outline Oversampling modulators for A-to-D conversion
More informationA 12 Bit Third Order Continuous Time Low Pass Sigma Delta Modulator for Audio Applications
ISSN : 2230-7109 (Online) ISSN : 2230-9543 (Print) IJECT Vo l. 2, Is s u e 4, Oc t. - De c. 2011 A 12 Bit Third Order Continuous Time Low Pass Sigma Delta Modulator for Audio Applications 1 Mohammed Arifuddin
More informationDesign and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009
Design and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009 Introduction The first thing in design an ADC is select architecture of ADC that is depend on parameters like bandwidth, resolution,
More informationRC4156/RC4157. High Performance Quad Operational Amplifiers. Features. Description. Block Diagram. Pin Assignments.
www.fairchildsemi.com RC45/RC457 High Performance Quad Operational Amplifiers Features Unity gain bandwidth for RC45.5 MHz Unity gain bandwidth for RC457 9 MHz High slew rate for RC45. V/mS High slew rate
More informationA stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder
A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder Zhijie Chen, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,
More informationElectronic Noise. Analog Dynamic Range
Electronic Noise Dynamic range in the analog domain Resistor noise Amplifier noise Maximum signal levels Tow-Thomas Biquad noise example Implications on power dissipation EECS 247 Lecture 4: Dynamic Range
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationTwo- Path Band- Pass Σ- Δ Modulator with 40- MHz IF 72- db DR at 1- MHz Bandwidth Consuming 16 mw
I. Galdi, E. Bonizzoni, F. Maloberti, G. Manganaro, P. Malcovati: "Two-Path Band- Pass Σ-Δ Modulator with 40-MHz IF 72-dB DR at 1-MHz Bandwidth Consuming 16 mw"; 33rd European Solid State Circuits Conf.,
More informationRevision History. Contents
Revision History Ver. # Rev. Date Rev. By Comment 0.0 9/15/2012 Initial draft 1.0 9/16/2012 Remove class A part 2.0 9/17/2012 Comments and problem 2 added 3.0 10/3/2012 cmdmprobe re-simulation, add supplement
More informationExploring of Third-Order Cascaded Multi-bit Delta- Sigma Modulator with Interstage Feedback Paths
92 ECTI TRANSACTIONS ON ELECTRICAL ENG., ELECTRONICS, AND COMMUNICATIONS VOL.9, NO.1 February 2011 Exploring of Third-Order Cascaded Multi-bit Delta- Sigma Modulator with Interstage Feedback Paths Sarayut
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationBANDPASS delta sigma ( ) modulators are used to digitize
680 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 10, OCTOBER 2005 A Time-Delay Jitter-Insensitive Continuous-Time Bandpass 16 Modulator Architecture Anurag Pulincherry, Michael
More informationA 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS
UT Mixed-Signal/RF Integrated Circuits Seminar Series A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS Pio Balmelli April 19 th, Austin TX 2 Outline VDSL specifications Σ A/D converter features Broadband
More informationSingle Supply, Rail to Rail Low Power FET-Input Op Amp AD820
a FEATURES True Single Supply Operation Output Swings Rail-to-Rail Input Voltage Range Extends Below Ground Single Supply Capability from + V to + V Dual Supply Capability from. V to 8 V Excellent Load
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More informationSA620 Low voltage LNA, mixer and VCO 1GHz
INTEGRATED CIRCUITS Low voltage LNA, mixer and VCO 1GHz Supersedes data of 1993 Dec 15 2004 Dec 14 DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Final exam: Date: Tues. Dec. 13 th Time: 12:3pm-3:3pm Location: 285 Cory Office hours this week: Tues: 2:3p to 3:3p Wed: 1:3p to 2:3p (extra) Thurs: 2:3p to 3:3p Closed
More informationBasic Concepts and Architectures
CMOS Sigma-Delta Converters From Basics to State-of of-the-art Basic Concepts and Architectures Rocío del Río, R Belén Pérez-Verdú and José M. de la Rosa {rocio,belen,jrosa}@imse.cnm.es KTH, Stockholm,
More informationLM148/LM248/LM348 Quad 741 Op Amps
Quad 741 Op Amps General Description The LM148 series is a true quad 741. It consists of four independent, high gain, internally compensated, low power operational amplifiers which have been designed to
More informationDesign of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes
Design of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes R. Jacob Baker and Vishal Saxena Department of Electrical and Computer Engineering Boise State University 1910 University Dr., ET 201
More informationLow-power Sigma-Delta AD Converters
Low-power Sigma-Delta AD Converters Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 211 Table of contents Delta-sigma modulation The switch problem The
More informationReconfigurable Low-Power Continuous-Time Sigma-Delta Converter for Multi- Standard Applications
ECEN-60: Mixed-Signal Interfaces Instructor: Sebastian Hoyos ASSIGNMENT 6 Reconfigurable Low-Power Continuous-Time Sigma-Delta Converter for Multi- Standard Applications ) Please use SIMULINK to design
More informationAdvanced AD/DA converters. Higher-Order ΔΣ Modulators. Overview. General single-stage DSM. General single-stage DSM II ( 1
Advanced AD/DA converters Overview Higher-order single-stage modulators Higher-Order ΔΣ Modulators Stability Optimization of TF zeros Higher-order multi-stage modulators Pietro Andreani Dept. of Electrical
More informationA Novel Dual Mode Reconfigurable Delta Sigma Modulator for B-mode and CW Doppler Mode Operation in Ultra Sonic Applications
A Novel Dual Mode Reconfigurable Delta Sigma Modulator for B-mode and CW Doppler Mode Operation in Ultra Sonic Applications Asghar Charmin 1, Mohammad Honarparvar 2, Esmaeil Najafi Aghdam 2 1. Department
More informationISOlinear Architecture. Silicon Labs CMOS Isolator. Figure 1. ISOlinear Design Architecture. Table 1. Circuit Performance mv 0.
ISOLATING ANALOG SIGNALS USING THE Si86XX CMOS ISOLATOR FAMILY. Introduction AN559 The ISOlinear reference design (Si86ISOLIN-KIT) provides galvanic isolation for analog signals over a frequency range
More informationA Comparator-Based Switched-Capacitor Delta Sigma Modulator
A Comparator-Based Switched-Capacitor Delta Sigma Modulator by Jingwen Ouyang S.B. EE, Massachusetts Institute of Technology, 2008 Submitted to the Department of Electrical Engineering and Computer Science
More informationThe Baker ADC An Overview Kaijun Li, Vishal Saxena, and Jake Baker
The Baker ADC An Overview Kaijun Li, Vishal Saxena, and Jake Baker An ADC made using the K-Delta-1-Sigma modulator, invented by R. Jacob Baker in 2008, and a digital filter is called a Baker ADC or Baker
More informationAdvanced AD/DA converters. Higher-Order ΔΣ Modulators. Overview. General single-stage DSM II. General single-stage DSM
Advanced AD/DA converters Overview Higher-order single-stage modulators Higher-Order ΔΣ Modulators Stability Optimization of TF zeros Higher-order multi-stage modulators Pietro Andreani Dept. of Electrical
More informationExperiment 1: Amplifier Characterization Spring 2019
Experiment 1: Amplifier Characterization Spring 2019 Objective: The objective of this experiment is to develop methods for characterizing key properties of operational amplifiers Note: We will be using
More informationLF147 - LF247 LF347 WIDE BANDWIDTH QUAD J-FET OPERATIONAL AMPLIFIERS
LF147 - LF247 LF347 WIDE BANDWIDTH QUAD J-FET OPERATIONAL AMPLIFIERS LOW POWER CONSUMPTION WIDE COMMON-MODE (UP TO V + CC ) AND DIFFERENTIAL VOLTAGE RANGE LOW INPUT BIAS AND OFFSET CURRENT OUTPUT SHORT-CIRCUIT
More informationXR FSK Modem Filter FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION FEATURES ORDERING INFORMATION APPLICATIONS SYSTEM DESCRIPTION
FSK Modem Filter GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM The XR-2103 is a Monolithic Switched-Capacitor Filter designed to perform the complete filtering function necessary for a Bell 103 Compatible
More informationMatched Monolithic Quad Transistor MAT04
a FEATURES Low Offset Voltage: 200 V max High Current Gain: 400 min Excellent Current Gain Match: 2% max Low Noise Voltage at 100 Hz, 1 ma: 2.5 nv/ Hz max Excellent Log Conformance: rbe = 0.6 max Matching
More informationIN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation
JOURNAL OF STELLAR EE315 CIRCUITS 1 A 60-MHz 150-µV Fully-Differential Comparator Erik P. Anderson and Jonathan S. Daniels (Invited Paper) Abstract The overall performance of two-step flash A/D converters
More informationFour-Channel Sample-and-Hold Amplifier AD684
a FEATURES Four Matched Sample-and-Hold Amplifiers Independent Inputs, Outputs and Control Pins 500 ns Hold Mode Settling 1 s Maximum Acquisition Time to 0.01% Low Droop Rate: 0.01 V/ s Internal Hold Capacitors
More informationQuad 12-Bit Digital-to-Analog Converter (Serial Interface)
Quad 1-Bit Digital-to-Analog Converter (Serial Interface) FEATURES COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS GUARANTEED SPECIFICATIONS OVER TEMPERATURE GUARANTEED MONOTONIC OVER
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page 1 Summary Last
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationChapter 13 Oscillators and Data Converters
Chapter 13 Oscillators and Data Converters 13.1 General Considerations 13.2 Ring Oscillators 13.3 LC Oscillators 13.4 Phase Shift Oscillator 13.5 Wien-Bridge Oscillator 13.6 Crystal Oscillators 13.7 Chapter
More information2. ADC Architectures and CMOS Circuits
/58 2. Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More information