Course Outline. 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)
|
|
- Dale Burns
- 6 years ago
- Views:
Transcription
1 Course Outline 1. Chapter 1: Signals and Amplifiers 1 2. Chapter 3: Semiconductors 3. Chapter 4: Diodes 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT) 6. Chapter 2 (optional): Operational Amplifiers
2 2 Chapter 5: MOSFETs Part II
3 NMOS at DC 3 Example 5.3 (modified): NMOS Transistor Design the circuit of Figure 5.21, that is, determine the alues of R D and R S I D = 1mA and V D = +0.5V V tn = 0.4V, m n C ox = 100mA/V 2 L = 1mm, and W = 32mm Neglect the channel-length modulation effect (i. e. assume that l = 0).
4 NMOS at DC Exercises D5.9 Determine the alue of R such that V D = 0.8V V tn = 0.5V, m n C ox = 0.4 ma/v 2 W=0.72 mm, and L = 0.18 mm 4 Exercises D5.10 Combine the circuit in D5.9 with transistor Q 2 and find R 2 such that Q 2 is at the edge of saturation.
5 Example 5.8: CMOS Transistors (Inerter) NMOS and PMOS transistors in the circuit of Figure 5.26(a) are matched, with k n(w n /L n ) = k p(w p /L p ) = 1mA/V 2 and V tn = -V tp = 1V. Assume l = 0 for both deices. 5 Find the drain currents i DN and i DP for I = 0V, +2.5V, -2.5V. Find oltage O for I = 0V, +2.5V, -2.5V.
6 Obtaining a Voltage Amplifier In section 1.5, we learned that oltage controlled current source (VCCS) can sere as transconductance amplifier. Q: How can we translate current output to oltage? A: Measure oltage drop across load resistor. Transconductance Amplifier 6 (eq5. 30) function of input out supply G i R DS DD D D Figure 5.27: (a) simple MOSFET amplifier with input GS and output DS
7 Voltage Transfer Characteristic Voltage transfer characteristics (VTC) plot of output oltage s. input oltage Three regions exist in VTC GS < V t OFF OV = GS V t < 0 7 I D = 0, out = DD V t < GS < DS + V t SATURATION OV = GS V t > 0 I D = ½ k n ( GS V t ) 2 DS >> OV Figure 5.27: (b) the oltage transfer characteristic (VTC) of the amplifier out = V DD I D R D DS + V t < GS < V DD TRIODE OV = GS V t > 0 I D = k n ( GS V t DS ) DS DS < OV out = V DD I D R D
8 cutoff FET Voltage Transfer Characteristic cutoff AMP Q: What obserations can be drawn? A: Cutoff FET represents transistor off ( out =V DD ) Cutoff AMP represents out = 0 A: As GS increases, DS (effectiely) decreases i D increases out decreases nonlinearly gain decreases A: Once DS > V DD, all power is dissipated by resistor R D 8 Figure 5.27: (b) the oltage transfer characteristic (VTC) of the amplifier
9 Voltage Transfer Characteristic Q: How do we define DS in terms of GS for saturation? 9 Figure 5.27: (b) the oltage transfer characteristic (VTC) of the amplifier from preious slide Note: GS and DS are instantaneous oltages (DC+AC) (eq5.32) (eq5.33) GS this is equation is simply ohm's law / KVL 1 2 V k V R 2 V DS DD n GS t D B V t i D 2k R V 1 1 n D DD kr Q: How do we define point B boundary between saturation and triode regions? n D
10 Biasing the MOSFET to Obtain Linear Amplification 10 Q: How can we linearize VTC? A: Biasing A: DC oltage V GS is selected to obtain operation at point Q on segment AB Q: How do we choose V GS? A: Next slide (eq5.34) this equation is simply ohm's law 1 V V k V V 2 R 2 DS DD n GS t D V I R source D D Figure 5.28: biasing the MOSFET amplifier at point Q located on segment AB of VTC
11 Biasing the MOSFET to Obtain Linear Amplification 11 Bias point / DC operating pt. (Q) point of linearization for MOSFET Q: How will Q help us? A: Because VTC is linear near Q, we may perform linear amplification of signal << Q (eq5.34) this equation is simply ohm's law 1 V V k V V 2 R 2 DS DD n GS t D V I R source D D Figure 5.28: biasing the MOSFET amplifier at point Q located on segment AB of VTC
12 Biasing the MOSFET to Obtain Linear Amplification 12 Linear amplification around Q in saturation region
13 Biasing the MOSFET to Obtain Linear Amplification 13 Q: How is linear gain achieed? step #1: Bias MOSFET with dc oltage V GS as defined by (5.34) step #2: Superimpose amplifier input ( gs ) upon V GS step #3: Resultant ds should be linearly proportional to small-signal component gs (eq5.34) GS GS gs ds t gs t t V t this equation is simply ohm's law 1 V V k V V 2 R 2 DS DD n GS t D V I R source D D
14 Q: How is linear gain achieed? 14 As long as gs (t) is small, its effect on ds (t) will be linear: facilitating linear amplification.
15 Input and Output Voltages 15
16 Q: How is linear gain achieed? 16 (eq5.35) A d d DS GS V GS GS means that gs is small action: replace with (5.32) DS (eq5.35) A 1 2 DD 2 n GS t D d V k V R d GS GS V GS action: simplify (eq5.36) A k V V R n GS t D (eq5. 37 ) action: replace with V OV A k V R n OV D
17 Small-Signal Voltage Gain 17 Q: What obserations can be made about oltage gain? A: Gain is negatie (180 deg phase shift) A: Gain is proportional to: load resistance (R D ) transistor conductance parameter (k n ) oerdrie oltage ( OV ) (eq5.35) (eq5.35) (eq5.36) (eq5.37) A A d d DS GS V GS GS means that gs is small action: replace with (5.32) 1 2 DD 2 n GS t D d V k V R d action: simplify GS A k V V R n GS t D action: replace with VOV A k V R n OV D DS GS V GS
18 Small-Signal Voltage Gain 18 Equation (5.38) is another ersion of (5.37) which incorporates (5.17). It demonstrates that gain is ratio of: oltage drop across R D half of oer oltage (eq5.37) (eq5.38) A k V R A n OV D action: incorporate (5.17) i k D nov IR D D VO V /2
19 Small-Signal Voltage Gain Q: How does (5.38) relate to physical deices? A: For modern CMOS technology, OV is usually no less than 0.2V. A: This means that max achieable gain is approximately 10V DD. 19 max A max V V OV DD I D 0.1V /2 R D 10V DD For example, 0.13 μm CMOS technology with V DD = 1.3 V yields maximum gain of 13 V/V.
20 Example 5.9: MOSFET Amplifier 20 Problem Statement: Consider the amplifier circuit shown in Figure 5.29(a). The transistor is specified to hae V t = 0.4V, k n = 0.4mA/V 2, W/L = 10, and l = 0. Also, let V DD = 1.8V, R D = 17.5 kω, and V GS = 0.6V. Q(a): For gs = 0 (and hence ds = 0), find V OV, I D, V DS, and A. Q(b): What is the maximum symmetrical signal swing allowed at the drain? Hence, find the maximum allowable amplitude of a sinusoidal gs.
21 Determining the VTC ia Graphical Analysis 21 Graphical method for determining VTC is shown in Figure Draw load line based on eq.5.36 Based on obseration that, for each alue of GS, circuit will operate at intersection of i D and DS. (eq5.39) i D V R DD D R DS D Note: that slope of load line = -1/R D
22 Determining the VTC ia Graphical Analysis 22 Point A where GS = V t Point Q where MOSFET may be biased for amplifier operation Points A (open) and C (closed) are suitable for switch applications GS = V GS, DS = V DS Point B where MOSFET leaes saturation / enters triode Point C where MOSFET is deep in triode region and GS = V DD Point Q is suitable for amplifier applications
23 MOSFET as a Switch 23 Closed GS = V DD Input = 1 (V DD =2.5 V or 5 V) Open GS = V t Input = 0 (ery small) DS = V DS c Output = 0 (ery small V DS ) DS = V DD Output = 1 (V DD =2.5 V or 5 V)
24 Locating the Bias Point Q Bias point (Q) is determined by alue of GS and load resistance R D. Trade-off between Required gain Linear range: allowable signal swing at output. 24 linear range is large linear range is small gain is low gain is high
25 Locating the Bias Point Q 25 To define load resistance R D, one should refer to the i D - DS plane. Two examples of R D are shown Q 2 : too close to triode Not enough legroom (negatie peaks get cutoff) Q 1 : too close to V DD Not enough headroom (positie peaks get cut-off) Ideally, we want to be somewhere in the middle The objectie is to stop DS from clipping or entering triode region
26 5.5. Small-Signal Operation and Models 26 Output oltage Input oltage to be amplified DC bias oltages V GS and V DS Figure 5.34: Conceptual circuit utilized to study the operation of the MOSFET as a small-signal amplifier.
27 The DC Bias Point Q: How is dc bias current I D defined? 27 (eq5.40) (eq5.41) only applies in saturation where V 1 1 I k V V k V 2 2 V V R I 2 2 D n GS t n OV DS DD D D DS V OV
28 The Signal Current in the Drain Terminal Q: What is effect of gs on i D? Step #1: Define GS as in (5.42). Step #2: Define i D, separate terms as function of V GS and gs (eq5.42) (eq5.17) (eq5.43) V GS GS gs (eq5. 43 ) action: state (5.17) 1 i k V V 2 GS i D n GS gs t D OV 2 1 VGS Vt kn 2 2 VGS Vt gs VGS gs Vt action: expand the squared term ia V V and action: simplify 1 2 id kn VGS Vt 2 1 k V V k 2 2 n GS t gs n gs 2 GS t gs 28 2 gs
29 Step #3: Classify terms. DC bias current (I D ). Linear gain is desirable. Q: What is effect of gs on i D? Nonlinear distortion is undesirable Note that to minimize nonlinear distortion, gs should be kept small. ½k n gs2 << k n (V GS -V t ) gs gs << 2(V GS -V t ) 29 gs << 2 OV (eq5.43) D n GS t n GS t gs n gs i k V V k V V k 2 2 dc bias current I D linear gain term nonlinear distortion term
30 Q: What is effect of gs on i D? If gs << 2 OV, neglect distortion 30 (eq5.43) (eq5.47) 1 1 i k V V k V V k D n GS t n GS t gs n gs dc bias current I D linear gain term MOSFET transconductance nonlinear distortion term gg k V V m = i d = k n (V GS V tn ) gs gs m n GS t id
31 MOSFET Transconductance g m 31 eq (5.49)
32 The Voltage Gain 32 Q: How is oltage gain (A ) defined? Step #1: Define DS for circuit of KVL dc component V action: apply small-signal condition V R i V R I i DS DD D D DD D D d DS action: regroup terms action: simplify V R I R i V R DD D D D d DS D DS i ds d Figure 5.34
33 The Voltage Gain 33 Step #2: Isolate ds component of DS Step #3: Sole for gain (A ) (eq5.50) (eq5.50) action: isolate ds ds R i ds D d action: insert (5.47) R g D m gs g m = i d = k n (V GS V tn ) gs (eq5.51) A ( 5.47) action: sole for gain g R ds m D gs Figure 5.34
34 The Voltage Gain 34 Output signal is shifted from input by 180 O. Input signal gs << 2(V GS V t ). Operation should remain in MOSFET saturation region DS > GS V t (negatie peak) DS < V DD (positie peak) Figure 5.36: Total instantaneous oltages GS and DS for the circuit in Figure 5.34.
35 Small-Signal Equialent Models 35 From the perspectie of the signal ( gs ), FET behaes as oltage controlled current source (VCCS). Accepts gs between gate and source Proides current (i D ) at drain Input resistance should be as high as possible gate terminal draws i G = 0 Output resistance is high Figure 5.37: Small-signal models for the MOSFET: (a) neglecting the dependence of i D on DS in saturation (the channel-length modulation effect) and (b) including the effect of channel length modulation
36 Small-Signal Equialent Models 36 Model (b) is more accurate than model (a) r o = V A / I D Small signal parameters (g m, r o ) both depend on dc bias point If channel-length modulation is considered, (5.51) becomes (5.54). (eq5.51) less accurate, b/c does not consider channel length modulation A ds m D gs ds (eq5.54) A g R r g R m D o gs more accurate, b/c does consider channel length modulation
37 The Transconductance g m 37 Obserations from (5.47) g m is proportional to m n, C ox, ratio W/L, dc component V OV MOSFET with short / wide channel proides maximum gain Gain may be increased ia V GS, but not without reducing allowable swing of gs. (eq5.47) (eq5.47) (eq5.55) g k V V gs m n GS t id m g m = i d = k n (V GS V tn ) gs g g action: make some substitutions W k n VGS Vt L k n action: simplify k W V m n OV L
38 Obserations from (5.47) g m is proportional to square root of dc bias current (I D ) For gien I D, g m is proportional to (W/L) 1/2 Dependent on 3 design parameters: W/L, V OV, I D The Transconductance g m (eq5.40) (eq5.40) V (eq5. 55) (eq5.56) g 1 W I k V 2 L 2 D n OV OV action: sole (5.40) for V 2I k W / L action: substitute for V as defined aboe 2ID kw / L (eq5. 56) g 2 k W / L I OV n OV W g k V L D m n OV m W k n L n action: simplify m n D 38
39 5.5.6: The Transconductance g m Figure 5.38 illustrates the relationship defined in (5.57). 39 (eq5.55) (eq5.56) (eq5.57) W g k V L g g m n OV m m V W action: replace kn L V GS 2I D V 2 action: simplify 2ID 2I V V t D GS t OV V OV Figure 5.38: The slope of the tangent at the bias point Q intersects the OV axis at 1/2V OV. Thus g m = I D /(1/2V OV ).
40 Example 5.10: MOSFET Amplifier 40 Figure 5.39(a): MOSFET amplifier with a drain-to-gate resistance R G for biasing purposes. The input signal I is coupled to the gate ia a large capacitor, and the output signal at the drain is coupled to the load resistance R L ia another large capacitor. V t = 1.5 V, k n(w/l) = 0.25 ma/v 2, and V A = 50 V. (a) Find small-signal oltage gain, (b) Find input resistance, and the largest allowable input signal. DC Analysis AC (small signal) Analysis
41 The T Equialent-Circuit Model 41 Figure 5.40: Deelopment of the T equialent-circuit model for the MOSFET. For simplicity, r o has been omitted; howeer, it may be added between D and S in the T model of (d).
42 The T Equialent-Circuit Model Include r o (channel-length modulation effect) 42
43 Small Signal Models of MOSFET 43 Hybrid-π model T model
INTRODUCTION TO ELECTRONICS EHB 222E
INTRODUCTION TO ELECTRONICS EHB 222E MOS Field Effect Transistors (MOSFETS II) MOSFETS 1/ INTRODUCTION TO ELECTRONICS 1 MOSFETS Amplifiers Cut off when v GS < V t v DS decreases starting point A, once
More informationEE105 Fall 2015 Microelectronic Devices and Circuits
EE105 Fall 2015 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 11-1 Transistor Operating Mode in Amplifiers Transistors are biased in flat part of
More informationMOSFET Amplifier Configuration. MOSFET Amplifier Configuration
MOSFET Amplifier Configuration Single stage The signal is fed to the amplifier represented as sig with an internal resistance sig. MOSFET is represented by its small signal model. Generally interested
More informationELG 2135 ELECTRONICS I FOURTH CHAPTER : BIPOLAR JUNCTION TRANSISTORS
ELG 2135 ELECTRONICS I FOURTH CHAPTER : BIPOLAR JUNCTION TRANSISTORS Session WINTER 2003 Dr M. YAGOUB Fourth Chapter: Bipolar Junction Transistors IV - 2 _ Haing studied the junction diode, which is the
More information2. Introduction to MOS Amplifiers: Transfer Function Biasing & Small-Signal-Model Concepts
2. Introduction to MOS Amplifiers: Transfer Function Biasing & Small-Signal-Model Concepts Reading: Sedra & Smith Sec. 5.4 (S&S 5 th Ed: Sec. 4.4) ECE 102, Fall 2011, F. Najmabadi NMOS Transfer Function
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationWeek 7: Common-Collector Amplifier, MOS Field Effect Transistor
EE 2110A Electronic Circuits Week 7: Common-Collector Amplifier, MOS Field Effect Transistor ecture 07-1 Topics to coer Common-Collector Amplifier MOS Field Effect Transistor Physical Operation and I-V
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 3 Field Effect Transistors Lecture-3 MOSFET UNDER
More informationGechstudentszone.wordpress.com
UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits
More informationEE 171. MOS Transistors (Chapter 5) University of California, Santa Cruz May 1, 2007
EE 171 MOS Transistors (Chapter 5) Uniersity of California, Santa Cruz May 1, 007 FET: Fiel Effect Transistors MOSFET (Metal-Oxie-Semiconuctor) N-channel (NMOS) P-channel (PMOS) Enhancement type (V to
More informationBuilding Blocks of Integrated-Circuit Amplifiers
CHAPTER 7 Building Blocks of Integrated-Circuit Amplifiers Introduction 7. 493 IC Design Philosophy 7. The Basic Gain Cell 494 495 7.3 The Cascode Amplifier 506 7.4 IC Biasing Current Sources, Current
More informationWeek 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model
Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section
More informationECE315 / ECE515 Lecture 9 Date:
Lecture 9 Date: 03.09.2015 Biasing in MOS Amplifier Circuits Biasing using Single Power Supply The general form of a single-supply MOSFET amplifier biasing circuit is: We typically attempt to satisfy three
More informationBuilding Blocks of Integrated-Circuit Amplifiers
Building Blocks of ntegrated-circuit Amplifiers 1 The Basic Gain Cell CS and CE Amplifiers with Current Source Loads Current-source- or active-loaded CS amplifier Rin A o R A o g r r o g r 0 m o m o Current-source-
More informationES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)
Page1 Name ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016) Problem 1 (15 points) You are given an NMOS amplifier with drain load resistor R D = 20 k. The DC voltage (V RD
More informationMetal Oxide Semiconductor Field-Effect Transistors (MOSFETs)
Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Device Structure N-Channel MOSFET Providing electrons Pulling electrons (makes current flow) + + + Apply positive voltage to gate: Drives away
More informationElectronic Circuits for Mechatronics ELCT 609 Lecture 7: MOS-FET Amplifiers
Electronic Circuits for Mechatronics ELCT 609 Lecture 7: MOS-FET Amplifiers Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 Enhancement N-MOS Modes of Operation Mode V GS I DS V DS Cutoff
More informationApplied Electronics II
Applied Electronics II Chapter 2: Differential Amplifier School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Abel G. April 4, 2016 Chapter
More informationECE 546 Lecture 12 Integrated Circuits
ECE 546 Lecture 12 Integrated Circuits Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Integrated Circuits IC Requirements
More informationChapter 8. Field Effect Transistor
Chapter 8. Field Effect Transistor Field Effect Transistor: The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationEEEE 381 Electronics I
EEEE 381 Electronics I Lab #5: Two-Stage CMOS Op-Amp Oeriew In this lab we will expand on the work done in Lab #4, which introduced the actiely-loaded differential pair. A second stage that is comprised
More informationLecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and
Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body
More informationMOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.
MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often
More information55:041 Electronic Circuits
55:04 Electronic Circuits Lecture -5 eiew of Op-Amps Sections of Chapters 9 & 4 A. Kruger Op-Amp eiew- eal-world Op-Amp In earlier courses, op-amp were often considered ideal Infinite input resistance
More information55:041 Electronic Circuits
55:041 Electronic Circuits Reiew of Op-Amps Sections of Chapters 9 & 14 A. Kruger Op-Amp Reiew-1 Real-World Op-Amp In earlier courses, op-amp were often considered ideal Infinite input resistance Infinite
More informationChapter 8 Differential and Multistage Amplifiers
1 Chapter 8 Differential and Multistage Amplifiers Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4.
More informationDigital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.
Digital Electronics Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region Positive Logic Logic 1 Negative Logic Logic 0 Voltage Transition Region Transition
More informationCOLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.
MOSFETS Although the base current in a transistor is usually small (< 0.1 ma), some input devices (e.g. a crystal microphone) may be limited in their output. In order to overcome this, a Field Effect Transistor
More informationElectronic Instrumentation Experiment 6 -- Digital Switching
1 Electronic Instrumentation Experiment 6 -- Digital Switching Part A: Transistor Switches Part B: Comparators and Schmitt Triggers Part C: Digital Switching Part D: Switching a elay Part A: Transistors
More informationExperiment 5 Single-Stage MOS Amplifiers
Experiment 5 Single-Stage MOS Amplifiers B. Cagdaser, H. Chong, R. Lu, and R. T. Howe UC Berkeley EE 105 Fall 2005 1 Objective This is the first lab dealing with the use of transistors in amplifiers. We
More informationECE:3410 Electronic Circuits
ECE:3410 Electronic Circuits Reiew of Op-Amps Sections of Chapters 9 & 14 A. Kruger Op-Amp Reiew-1 Real-World Op-Amp In earlier courses, op-amp were often considered ideal Infinite input resistance Infinite
More informationEE 330 Lecture 20. Operating Points for Amplifier Applications Amplification with Transistor Circuits Small Signal Modelling
EE 330 Lecture 20 Operating Points for Amplifier Applications Amplification with Transistor Circuits Small Signal Modelling Review from Last Lecture Simplified Multi-Region Model Alternate equivalent model
More information4.5 Biasing in MOS Amplifier Circuits
4.5 Biasing in MOS Amplifier Circuits Biasing: establishing an appropriate DC operating point for the MOSFET - A fundamental step in the design of a MOSFET amplifier circuit An appropriate DC operating
More informationCommon-Source Amplifiers
Lab 2: Common-Source Amplifiers Introduction The common-source stage is the most basic amplifier stage encountered in CMOS analog circuits. Because of its very high input impedance, moderate-to-high gain,
More informationField Effect Transistors
Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More informationEE 230 Fall 2006 Experiment 11. Small Signal Linear Operation of Nonlinear Devices
EE 230 Fall 2006 Experiment 11 Small Signal Linear Operation of Nonlinear Devices Purpose: The purpose of this laboratory experiment is to investigate the use of small signal concepts for designing and
More informationMOS Field Effect Transistors
MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact
More information2. Introduction to MOS Amplifiers: Concepts and MOS Small-Signal-Model
2. Introduction to MOS mpliiers: Concepts and MOS Small-Signal-Model Sedra & Smith Sec. 5.4 & 5.6 S&S 5 th Ed: Sec. 4.4 & 4.6 ECE 102, Fall 2012, F. Najmabadi NMOS Transer Function 1 Transer Function:
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationOutput Stages and Power Amplifiers
CHAPTER 11 Output Stages and Power Amplifiers Introduction 11.7 Power BJTs 911 11.1 Classification of Output Stages 11. Class A Output Stage 913 11.3 Class B Output Stage 918 11.4 Class AB Output Stage
More informationLecture 27: MOSFET Circuits at DC.
Whites, EE 30 Lecture 7 Page 1 of 8 Lecture 7: MOSFET Circuits at C. We will illustrate the C analysis of MOSFET circuits through a number of examples in this lecture. Example N7.1 (similar to text Example
More informationChapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers
Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher
More informationEE 230 Lab Lab 9. Prior to Lab
MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter
More informationQUESTION BANK for Analog Electronics 4EC111 *
OpenStax-CNX module: m54983 1 QUESTION BANK for Analog Electronics 4EC111 * Bijay_Kumar Sharma This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 4.0 Abstract
More informationLecture 1. EE 215 Electronic Devices & Circuits. Semiconductor Devices: Diodes. The Ideal Diode
Lecture 1 EE 215 Electronic Deices & Circuits Asst Prof Muhammad Anis Chaudhary EE 215 Electronic Deices & Circuits Credit Hours: 3 1 Course Book: Adel S. Sedra and Kenneth C. Smith, Microelectronic Circuits,
More informationIntroduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)
Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1 MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2
More informationECE315 / ECE515 Lecture 5 Date:
Lecture 5 ate: 20.08.2015 MOSFET Small Signal Models, and Analysis Common Source Amplifier Introduction MOSFET Small Signal Model To determine the small-signal performance of a given MOSFET amplifier circuit,
More information55:041 Electronic Circuits
55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND
More informationUNIT I - TRANSISTOR BIAS STABILITY
UNIT I - TRANSISTOR BIAS STABILITY OBJECTIVE On the completion of this unit the student will understand NEED OF BIASING CONCEPTS OF LOAD LINE Q-POINT AND ITS STABILIZATION AND COMPENSATION DIFFERENT TYPES
More informationEE70 - Intro. Electronics
EE70 - Intro. Electronics Course website: ~/classes/ee70/fall05 Today s class agenda (November 28, 2005) review Serial/parallel resonant circuits Diode Field Effect Transistor (FET) f 0 = Qs = Qs = 1 2π
More informationMODULE-2: Field Effect Transistors (FET)
FORMAT-1B Definition: MODULE-2: Field Effect Transistors (FET) FET is a three terminal electronic device used for variety of applications that match with BJT. In FET, an electric field is established by
More informationFigure 1: JFET common-source amplifier. A v = V ds V gs
Chapter 7: FET Amplifiers Switching and Circuits The Common-Source Amplifier In a common-source (CS) amplifier, the input signal is applied to the gate and the output signal is taken from the drain. The
More informationV o. ECE2280 Homework #1 Fall Use: ignore r o, V BE =0.7, β=100 V I = sin(20t) For DC analysis, assume that the capacitors are open
ECE2280 Homework #1 Fall 2011 1. Use: ignore r o, V BE =0.7, β=100 V I = 200.001sin(20t) For DC analysis, assume that the capacitors are open (a) Solve for the DC currents: a. I B b. I E c. I C (b) Solve
More informationChapter 6: Operational Amplifier (Op Amp)
Chapter 6: Operational Amplifier (Op Amp) 6.1 What is an Op Amp? 6.2 Ideal Op Amp 6.3 Nodal Analysis of Circuits with Op Amps 6.4 Configurations of Op Amp 6.5 Cascaded Op Amp 6.6 Op Amp Circuits & Linear
More informationMEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I
MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available
More informationAmplifiers with Negative Feedback
13 Amplifiers with Negatie Feedback 335 Amplifiers with Negatie Feedback 13.1 Feedback 13.2 Principles of Negatie Voltage Feedback In Amplifiers 13.3 Gain of Negatie Voltage Feedback Amplifier 13.4 Adantages
More informationChapter Goal. Zulfiqar Ali
Chapter Goal Understand behaior and characteristics of ideal differential and op amps. Demonstrate circuit analysis techniques for ideal op amps. Characterize inerting, non-inerting, summing and instrumentation
More informationMicroelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC
Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC F. Xavier Moncunill Autumn 2018 5 Analog integrated circuits Exercise 5.1 This problem aims to follow the steps in the design of
More informationCourse Number Section. Electronics I ELEC 311 BB Examination Date Time # of pages. Final August 12, 2005 Three hours 3 Instructor
Course Number Section Electronics ELEC 311 BB Examination Date Time # of pages Final August 12, 2005 Three hours 3 nstructor Dr. R. Raut M aterials allowed: No Yes X (Please specify) Calculators allowed:
More information6.012 Microelectronic Devices and Circuits
Page 1 of 13 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Microelectronic Devices and Circuits Final Eam Closed Book: Formula sheet provided;
More informationProf. Paolo Colantonio a.a
Prof. Paolo Colantonio a.a. 20 2 Field effect transistors (FETs) are probably the simplest form of transistor, widely used in both analogue and digital applications They are characterised by a very high
More informationMOSFET Common Source Amplifier
Microelectronic Circuits MOSFET Common Source Amplifier Slide 1 Small nal Model The definition of Transconductance g m i D S S S k n W L O The definition of output resistance r o DS I The definition of
More informationLecture 26 Differential Amplifiers (I) DIFFERENTIAL AMPLIFIERS
Lecture 6 Differential Amplifiers (I) DIFFERENTIAL AMPLIFIERS Outline 1. Introduction. Incremental analysis of differential amplifier 3. Common-source differential amplifier Reading Assignment: Howe and
More informationENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)
Revised 2/16/2007 ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) *NOTE: The text mentioned below refers to the Sedra/Smith, 5th edition.
More informationField - Effect Transistor
Page 1 of 6 Field - Effect Transistor Aim :- To draw and study the out put and transfer characteristics of the given FET and to determine its parameters. Apparatus :- FET, two variable power supplies,
More informationFET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.
FET Field Effect Transistors ELEKTRONIKA KONTROL Basic structure Gate G Source S n n-channel Cross section p + p + p + G Depletion region Drain D Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya S Channel
More informationMicroelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013
Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor In this chapter, we will: Study and understand the operation and characteristics of the various types
More information55:041 Electronic Circuits
55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 3 Field Effect Transistors Lecture-8 Junction Field
More informationEE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7
Issued: Friday, Oct. 16, 2015 PROBLEM SET #7 Due (at 8 a.m.): Monday, Oct. 26, 2015, in the EE 140/240A HW box near 125 Cory. 1. A design error has resulted in a mismatch in the circuit of Fig. PS7-1.
More informationLecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III
Lecture 3 Biasing and Loading Single Stage FET Amplifiers The Building Blocks of Analog Circuits III In this lecture you will learn: Current biasing of circuits Current sources and sinks for CS, CG, and
More informationAdvanced Test Equipment Rentals ATEC (2832)
Established 1981 Adanced Test Equipment Rentals www.atecorp.com 800-404-ATEC (2832) UNIVERSITY OF UTAH ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT ANALOG INTEGRATED CIRCUITS LAB LAB 5 Two-Stage CMOS
More informationChapter 4 Single-stage MOS amplifiers
Chapter 4 Single-stage MOS amplifiers ELEC-H402/CH4: Single-stage MOS amplifiers 1 Single-stage MOS amplifiers NMOS as an amplifier: example of common-source circuit NMOS amplifier example Introduction
More informationCHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)
CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs) INTRODUCTION - FETs are voltage controlled devices as opposed to BJT which are current controlled. - There are two types of FETs. o Junction FET (JFET) o Metal
More informationF7 Transistor Amplifiers
Lars Ohlsson 2018-09-25 F7 Transistor Amplifiers Outline Transfer characteristics Small signal operation and models Basic configurations Common source (CS) CS/CE w/ source/ emitter degeneration resistance
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular
More informationAnalog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.
Analog Electronics BJT Structure The BJT has three regions called the emitter, base, and collector. Between the regions are junctions as indicated. The base is a thin lightly doped region compared to the
More informationEJERCICIOS DE COMPONENTES ELECTRÓNICOS. 1 er cuatrimestre
EJECICIOS DE COMPONENTES ELECTÓNICOS. 1 er cuatrimestre 2 o Ingeniería Electrónica Industrial Juan Antonio Jiménez Tejada Índice 1. Basic concepts of Electronics 1 2. Passive components 1 3. Semiconductors.
More informationD n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN
Name: EXAM #3 Closed book, closed notes. Calculators may be used for numeric computations only. All work is to be your own - show your work for maximum partial credit. Data: Use the following data in all
More informationComplementary Metal-Oxide-Semiconductor Field-Effect Transistor Circuits
ntroduction to Electronic Circuits: A esign-oriented Approach Jose ila-martinez and Marin Onabajo Chapter Complementary Metal-Oxide-emiconductor Field-Effect ransistor Circuits Complementary Metal-Oxide
More informationEE5310/EE3002: Analog Circuits. on 18th Sep. 2014
EE5310/EE3002: Analog Circuits EC201-ANALOG CIRCUITS Tutorial 3 : PROBLEM SET 3 Due shanthi@ee.iitm.ac.in on 18th Sep. 2014 Problem 1 The MOSFET in Fig. 1 has V T = 0.7 V, and μ n C ox = 500 μa/v 2. The
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
More informationMicroelectronics Circuit Analysis and Design
Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor Neamen Microelectronics, 4e Chapter 3-1 In this chapter, we will: Study and understand the operation
More informationIntegrated Circuit Amplifiers. Comparison of MOSFETs and BJTs
Integrated Circuit Amplifiers Comparison of MOSFETs and BJTs 17 Typical CMOS Device Parameters 0.8 µm 0.25 µm 0.13 µm Parameter NMOS PMOS NMOS PMOS NMOS PMOS t ox (nm) 15 15 6 6 2.7 2.7 C ox (ff/µm 2 )
More informationCHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS
CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS Chapter Outline 8.1 The CMOS Differential Pair 8. Small-Signal Operations of the MOS Differential Pair 8.3 The BJT Differential Pair 8.4 Other Non-ideal
More informationChapter 12 Opertational Amplifier Circuits
1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.
More informationField Effect Transistors (FET s) University of Connecticut 136
Field Effect Transistors (FET s) University of Connecticut 136 Field Effect Transistors (FET s) FET s are classified three ways: by conduction type n-channel - conduction by electrons p-channel - conduction
More informationIFB270 Advanced Electronic Circuits
IFB270 Advanced Electronic Circuits Chapter 9: FET amplifiers and switching circuits Prof. Manar Mohaisen Department of EEC Engineering Review of the Precedent Lecture Review of basic electronic devices
More informationEE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits
EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits Objective This experiment is designed for students to get familiar with the basic properties
More informationSummary of Lecture Notes on Metal-Oxide-Semiconductor, Field-Effect Transistors (MOSFETs)
Mani Vaidyanathan 1 Summary of Lecture Notes on Metal-Oxide-Semiconductor, Field-Effect Transistors (MOSFETs) Introduction 1. We began by asking, Why study MOSFETs? The answer is, Because MOSFETs are the
More informationEE 330 Laboratory 8 Discrete Semiconductor Amplifiers
EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2017 Contents Objective:... 2 Discussion:... 2 Components Needed:... 2 Part 1 Voltage Controlled Amplifier... 2 Part 2 Common Source Amplifier...
More informationCOMPARISON OF THE MOSFET AND THE BJT:
COMPARISON OF THE MOSFET AND THE BJT: In this section we present a comparison of the characteristics of the two major electronic devices: the MOSFET and the BJT. To facilitate this comparison, typical
More informationECE315 / ECE515 Lecture 7 Date:
Lecture 7 ate: 01.09.2016 CG Amplifier Examples Biasing in MOS Amplifier Circuits Common Gate (CG) Amplifier CG Amplifier- nput is applied at the Source and the output is sensed at the rain. The Gate terminal
More informationUniversity of Pittsburgh
University of Pittsburgh Experiment #4 Lab Report MOSFET Amplifiers and Current Mirrors Submission Date: 07/03/2018 Instructors: Dr. Ahmed Dallal Shangqian Gao Submitted By: Nick Haver & Alex Williams
More informationElectronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor
Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 Introduction Why we call it Transistor? The name came as an
More informationECE315 / ECE515 Lecture 8 Date:
ECE35 / ECE55 Lecture 8 Date: 05.09.06 CS Amplifier with Constant Current Source Current Steering Circuits CS Stage Followed by CG Stage Cascode as Current Source Cascode as Amplifier ECE35 / ECE55 CS
More information