Accelerating Image Processing Algorithms with Microblaze Softcore and Digilent S3 FPGA Demonstration Board
|
|
- Johnathan Ward
- 5 years ago
- Views:
Transcription
1 Acceleratig Image Processig Algorithms with Microblaze Softcore ad Digilet S3 FPGA Demostratio Board Computer Electroics 1 st Semester, 2011/ Itroductio This project itroduces a example for image processig algorithms for MicroBlaze (MB) softcore processor [3] for Xilix Field Programmable Gate Array (FPGA) devices [4] utilizatio. The itroduced cocepts of the tutorial i [1] will be used to create a system for image processig that also icorporates iterfaces for a image capture camera ad a VGA display, allowig for the visualizatio of the implemeted real-time algorithms. The system desig will be accomplished employig the Xilix ISE ad Embedded Developmet Kit (EDK) tools [5], versio The implemetatio will be supported o the Digilet S3 starterkit board [2] which embed a Xilix Sparta 3 FPGA (part XC3S1000-4), ad two custom iterfaces that coect to the S3 starterkit board through its geeral purpose I/O pis that allow for image capture ad display. Before goig through this project the studets are suggested to: to have completed the tutorial i [1]; have a comprehesive readig o the MB processor architecture ad supported istructios; study some image processig basic routies; kow basic cocepts of C ad assembly laguage; kow basic cocepts of VHDL hardware descriptio laguage. After the completio of this project the studets are iteded to kow how to: efficietly characterize a algorithm i software ad hardware compoets for a FPGA system; efficietly accelerate image processig algorithms with a MB based system. This project guide is orgaized as follows. I sectio 2 the backgroud o the hardware modules, amely the image capture ad display modules, is described. I sectio 3 the flow to obtai a complete system for image capture, processig, ad display is described, based o the itroductory desig described i [1]. I sectio 4 the image processig algorithms are addressed, ad differet approaches for their implemetatio are discussed, amely differet partitioig betwee software ad hardware resources. 1
2 S3 board Sparta 3 FPGA Camera Iterface MicroBlaze Geeral I/O 8-bit DAC VSYNC HSYNC OV9650AA module VGA display VGA Iterface Figure 1: MB based image processig system cofiguratio D7 D6 D5 D4 D3 D2 D1 D0 R 2R 4R 8R 16R 32R 64R 128R R G VGA display 75Ω 75Ω B 75Ω Figure 2: 8-bit DAC layout. RGB Sigal H/V Syc T pw T bp T disp T fp T S Figure 3: VGA sigals properties. 2 Prelimiaries I this project guide we aim the real-time image processig. I order to evaluate this requiremet, we provide two hardwired peripherals that allows to real time video acquisitio ad display. These peripherals coect to exteral video acquisitio/display devices. The video acquisitio device is a CMOS SXGA digital camera with 1.3 MegaPixels with a maximum spatial resolutio of 1280 x 1024 with 24 bits for color. The video output display is a VGA computer moitor. The MB peripheral that coect to the exteral devices were developed i VHDL specifically for this applicatio. While the camera provides the output i digital format, for the VGA display a simple Digital to Aalog Coverter (DAC) is required to obtai the results i aalog format. I Figure 1 is depicted the system cofiguratio for the image processig applicatio. The layout of the DAC circuit is preseted i Figure 2. The VGA sigals properties are preseted i Figure 3 ad Table 1. The schematic of the sychroizatio sectio of peripherals developed i VHDL that 2
3 Exteral ports Slave Master Slave Master Exteral ports HREF D D cout RESET VSYNC Risig edge detectio Table 1: Temporal properties of the VGA sigals. PXL_CLK D D Symbol Parameter Vertical syc [µs] Horizotal syc[s] T S Period 16,700 32,000 T disp Display time 15,360 25,600 T pw Syc pulse width 64 3,840 T fp Syc frot porch T bp Syc back porch 928 1,920 RESET D Colum cout WE Fallig edge detectio FODD CLK HREF VSYNC D D RESET Lie cout CLK mod 800 Colum cout PXL_CLK Risig edge detectio D D RESET Colum cout 1 Colum addressig sectio mod 521 >=656 <752 <640 <480 Horizotal syc pulse Blak Lie cout FODD D WE Lie addressig sectio >=490 <492 Vertical syc pulse (a) Iput (b) Output Figure 4: Schematic of the exteral video I/O devices iterfaces. CLK mod 800 Colum cout 1 Colum addressig sectio mod 521 Lie addressig sectio Iteral ets >=656 <752 Camera peripheral FSL Horizotal syc pulse MicroBlaze VGA peripheral <640 Blak <480 Iteral ets Lie cout Figure>=490 5: MB based EDK Vertical project syc overview for image processig. pulse <492 FSL Iteral ets iterface the MB softcore with the exteral video acquisitio ad display devices is preseted i Figure 4. 3 Image processig with MicroBlaze I this sectio we guide the desig of a system, with the structure defied i Figure 1, i order to evaluate image processig algorithms. We will employ the kowledge acquired i the tutorial [1] regardig the EDK project creatio ad attachmet of peripherals. The project to be developed (or icremeted to the project i the tutorial [1] ) i the EDK eviromet is represeted i Figure 5. 3
4 Table 2: Iteral et coectio iformatio. Camera peripheral VGA peripheral Exteral ports Ports Dir. Net Rage Class Ports Dir. Net Rage Class Ports Dir. Net Rage Class clock I sclk CLK clock I sclk CLK clock I sclk2dcm CLK c15 I sclk CLK v07 I s io01 I si 7:0 c14 I s v06 I sc 7:0 io02 I sj c13 I sm v05 O sb 12:0 io03 I sk c12 I sl CLK v04 O sa io04 I sl CLK c11 I sk v03 O sq 7:0 io05 I sm c10 I sj v02 O sp io06 I s RST c09 I si 7:0 v01 O so io07 O so c08 O sh io08 O sp c07 O sg io09 O sq 7:0 c06 O sf io10 O sf c05 O se io11 O sd c04 O sd io12 O se c03 O sc 7:0 io13 O sg c02 I sb 12:0 io14 O sh c01 I sa Implemetig the image processig system a) Create a project similar to the oe you created i the tutorial [1], or use the same if you already have the files. b) Reame the reset ad clock exteral ports ad ets to the same ames used i the project i the tutorial [1]. Reame the clock i clock_geerator to sclk as well. c) The peripherals for the camera ( camera_iterface_v1_00_a ) ad VGA ( VGA_iterface_v1_00_a ) iterfaces were provided to you with this project guide. Take a look o the VHDL files (specially the top level VHDL file) of these projects ad try to idetify the similarities to the project implemeted i the tutorial [1], amely the FSL bus sigals. Copy the folders that cotai these peripherals to the project_path/pcores folder. d) Click Project->Resca User Repositories. Now you ca fid the camera ad VGA peripherals at the ed of the IP Catalog. Add a camera ad a VGA peripheral to your project. Also, add two FSL buses. Reame oe of the FSL buses to camera2mb ad the other oe to mb2vga. e) Cofigure the MB ( microblaze_0 ) istace to accept aother FSL coectio. Also, cofigure the MB Istructios tab to use a barrel shifter, 32-bit iteger multiplier, ad iteger divider. We do ot eed floatig poit support or patters comparator. We will optimize the desig for area, which meas that a 3-stage pipelie will be used. f) Coect the buses accordig to Figure 5. Coect the clock ( sclk ) ad reset ( s ) ets to the FSL buses i the Ports tab. Add ad reame exteral ports ad coect the iteral ets betwee peripherals ad exteral ports as suggested i Table 2. g) Check the file mb.ucf ad copy the pi assigmet ad costraits related to your project s exteral ports to the *.ucf of your project. This completes the hardware cofiguratio for your system. Hece you ca geerate the software libraries for your system by selectig Software->Geerate Libraires ad BSPs. 4
5 (a) Origial Image. (b) Histogram. (c) Embossig. Figure 6: Image processig output examples. h) Create 2 extra software projects with the ames camera_sw ad camera_sw_asm. Copy the file egative.c to the src folder of the camera_sw project, ad the file equalizatio.s to src folder of the camera_sw_asm. These files cotai a sample applicatio to compute the egative of a image ad equalize a image, respectively. The latter is writte i assembly laguage usig the MB istructios, hece it is a optimized implemetatio. Aalyze these samples carefully ad try to perform your ow applicatio. i) Compile the software ad obtai the bitstream to program the FPGA. Remember to select the software project you wat to use i a curret cofiguratio bitstream by selectig Mark to iitialize BRAMs. Also, i the Compiler Optios of your project set the optimizatio level to O2. j) Dowload the bitstream to the FPGA ad check the results. O the FPGA there are 4 buttos. The butto 2 ( BTN2 ) makes the camera to cofigure its registers, hece you must push this butto otherwise you will ot be able to see the captured images. 4 Software ad hardware image processig I this sectio two examples of image processig applicatios are thoroughly described i order to be implemeted by the studets usig the system set i sectio 3. For this task, the studets must be aware of basic cocepts of C laguage, assembly (see the supported MB istructios i [3]) ad VHDL. The two applicatios that are iteded to be implemeted are the histogram ad image embossig. The output of these applicatios are depicted i Figure 6 for a 256-graylevels image with 512x512 pixels size. I the image processig system a image size of 64x128 must be used istead, thus the required modificatio i the algorithms must be performed. 4.1 Histogram The represetatio of the histogram is a bar like graphic, where each bar correspods to a gray-level ad the size of the bar correspods to the umber of pixels with that gray-level. Summarizig, i order to obtai the histogram, followig procedure should be followed: 5
6 Defie ad iitialize to zero a memory rage (variable) for the histogram, which should be a iteger array with the size of the umber of possible gray levels. Defie a memory rage (variable) to store the image, which should be a byte array (assumig 256 gray levels) with the size of the umber of pixels i the image. Read the image; Browse each pixel of the image ad icremet the histogram etry that correspods to that pixel. Draw the histogram picture to the image array. Write the histogram image to the output device. Special attetio must be payed to the histogram drawig. Note that the image width may ot be exactly the umber of gray levels, thus the the etries of the histogram must be replicated or collapsed, depedig of the image width to be larger or smaller tha the umber of gray levels, respectively. Also, the image height may be smaller or larger tha the maximum umber of pixels with the same gray level, which may result the histogram to overflow the image boudaries or very difficult to visualize. This meas, that a scale factor should be established to dimesio the histogram data to the image. Regardig this issue, two optios ca be take: Set a fixed scale factor, which should be a compromise for the histogram bars to be easy to visualize i all the image height; Set a variable scale factor, such that the larger bar to correspod to the etire image height ad the other bars to be scaled appropriately. 4.2 Image embossig Whe embossig a image we are iterested i turig light/dark boudaries i highlights ad shadows, while settig low cotrast areas to gray (middle of the gray levels rage) backgroud. The idetificatio of light/dark boudaries is accomplished by computig the image first derivative. The first derivative magitude is more proouced i boudaries we are iterested to idetify. After computig the derivative, the obtaied values ca be added to the backgroud gray level i order to light or dark the boudary regios, while maitaiig the low cotrast areas almost uchaged. Fially, the computatio result must be scaled such that the boudary pixels are scaled to fit the rage [0 : N G 1], where N G is the umber of gray levels. Summarizig, i order to emboss a image, the followig procedure should be followed: Defie a memory rage (variable) to store the image I, which should be a byte array (assumig 256 gray levels) with the size of the umber of pixels i the image. Defie a memory rage (variable) to store the derivative D, which should be a iteger array with the size of the umber of pixels i the image. Defie a memory rage (variable) to store the squared covolutio kerel of width k W = 3, which should be a iteger array with the k W xk W size ad iitialize with: K = (1)
7 Read the image; Compute the derivative o oe side of the boudary by computig the covolutio D = I K. Add the derivative i the other side of the boudary accumulatig the covolutio D = D I K, where the kerel elemet ( K) i,j correspods to (K) kw 1 j,k w 1 i: K = (2) The values i D are i the rage [D mi : D max ]. A scale factor s must be applied (D = sd) to assure that the values are i the rage [ N G /2 : N G /2 1]. At this time the values of D are aroud zero. However, we wat the backgroud level to be the gray level N G /2. Hece, the resultig image is obtaied by addig the backgroud level N G /2 to each value i D. Note that the image embossig performace ca be greatly improved by takig ito accout that the two covolutio operatios ivolved ca be merged ito oly oe. Also, the covolutio kerels have several etries equal to powers of 2, thus multiplicatios ca be efficietly replaced by shift operatios. The derivative computatio ca be also performed o a differet directio which would result for the dark image areas to become light ad vice-versa. To chage the directio, the covolutio kerel K ca be chaged accordigly: K = 4.3 Implemetig the algorithms (3) a) Most of the effort to compute the algorithms ivolves software developmet. Hece, the studets are suggested to implemet the proposed algorithms i sectios 4.1 ad 4.2 i stadard C usig as experimetal setup a persoal computer ad their favorite developmet ad debuggig tools. For this task, a start poit implemetatio is provided with this tutorial i the file image_processig_sample.zip. The curret implemetatio i this file computes the egative of a image. The studets should update this project with the proposed algorithms. This procedure is preferable tha implemetig the project directly o EDK sice it ivolves hardware placemet which is time cosumig ad does ot ehace the debug. b) Oce the algorithms are correctly implemeted, the routies ca be adapted to the image size that will be hadled i the MB base system. With this, the software implemetatio becomes closer to the implemetatio to be set i the MB system. Thus, after completig the image processig algorithms the trasitio to our image processig system will be o more tha C code portig to the EDK eviromet, with small modificatios regardig the image readig/writig ad the removal of system calls. 7
8 c) After update the software project i the EDK eviromet, compile the program ad load the updated bitstream to the FPGA device ad check both histogram ad image embossig applicatios. 4.4 Optimizig the algorithms Despite the possible optimizatios i the algorithms, other approach to ehace the system performace rely i the descriptio of the algorithm as close to the hardware as possible. The first approach towards this goal, is the descriptio usig the MB assembly istructios. The secod approach is the implemetatio directly i hardware usig a hardware descriptio laguage such as VHDL. I this tutorial the studets are suggested to implemet the image embossig with assembly istructios ad accelerate the histogram computatio with dedicated hardware Image embossig with assembly a) Chage the applicatio i the equalizatio.s file ad implemet the image embossig algorithm with assembly istructios Histogram with VHDL a) To be completed. Refereces [1] Computer Electroics Course, DEEC, IST. Microblaze Softcore ad Digilet S3 FPGA Demostratio Board: Tutorial, 1st Semester, [2] Xilix Ic. Digilet S3 Starterkit board. Data/ Products/ S3BOARD/ S3BOARD_RM.pdf. [3] Xilix Ic. Microblaze Referece Maual, versio support/ documetatio/ sw_mauals/ mb_ref_guide.pdf. [4] Xilix Ic. Xilix FPGA Documetatio. support/ documetatio/ idex.htm. [5] Xilix Ic. Xilix ISE ad EDK tools. support/ dowload/ idex.htm. 8
Design of FPGA- Based SPWM Single Phase Full-Bridge Inverter
Desig of FPGA- Based SPWM Sigle Phase Full-Bridge Iverter Afarulrazi Abu Bakar 1, *,Md Zarafi Ahmad 1 ad Farrah Salwai Abdullah 1 1 Faculty of Electrical ad Electroic Egieerig, UTHM *Email:afarul@uthm.edu.my
More informationLogarithms APPENDIX IV. 265 Appendix
APPENDIX IV Logarithms Sometimes, a umerical expressio may ivolve multiplicatio, divisio or ratioal powers of large umbers. For such calculatios, logarithms are very useful. They help us i makig difficult
More informationDesign of FPGA Based SPWM Single Phase Inverter
Proceedigs of MUCEET2009 Malaysia Techical Uiversities Coferece o Egieerig ad Techology Jue 20-22, 2009, MS Garde,Kuata, Pahag, Malaysia MUCEET2009 Desig of FPGA Based SPWM Sigle Phase Iverter Afarulrazi
More informationHigh Speed Area Efficient Modulo 2 1
High Speed Area Efficiet Modulo 2 1 1-Soali Sigh (PG Scholar VLSI, RKDF Ist Bhopal M.P) 2- Mr. Maish Trivedi (HOD EC Departmet, RKDF Ist Bhopal M.P) Adder Abstract Modular adder is oe of the key compoets
More informationCHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER
95 CHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER 5.1 GENERAL Ru-legth codig is a lossless image compressio techique, which produces modest compressio ratios. Oe way of icreasig the compressio ratio of a ru-legth
More informationDensity Slicing Reference Manual
Desity Slicig Referece Maual Improvisio, Viscout Cetre II, Uiversity of Warwick Sciece Park, Millbur Hill Road, Covetry. CV4 7HS Tel: 0044 (0) 24 7669 2229 Fax: 0044 (0) 24 7669 0091 e-mail: admi@improvisio.com
More information202 Chapter 9 n Go Bot. Hint
Chapter 9 Go Bot Now it s time to put everythig you have leared so far i this book to good use. I this chapter you will lear how to create your first robotic project, the Go Bot, a four-wheeled robot.
More informationELEC 204 Digital Systems Design
Fall 2013, Koç Uiversity ELEC 204 Digital Systems Desig Egi Erzi College of Egieerig Koç Uiversity,Istabul,Turkey eerzi@ku.edu.tr KU College of Egieerig Elec 204: Digital Systems Desig 1 Today: Datapaths
More informationTMCM BLDC MODULE. Reference and Programming Manual
TMCM BLDC MODULE Referece ad Programmig Maual (modules: TMCM-160, TMCM-163) Versio 1.09 August 10 th, 2007 Triamic Motio Cotrol GmbH & Co. KG Sterstraße 67 D 20357 Hamburg, Germay http:www.triamic.com
More informationChapter 3 Digital Logic Structures
Copyright The McGraw-HillCompaies, Ic. Permissio required for reproductio or display. Computig Layers Chapter 3 Digital Logic Structures Problems Algorithms Laguage Istructio Set Architecture Microarchitecture
More informationAPPLICATION NOTE UNDERSTANDING EFFECTIVE BITS
APPLICATION NOTE AN95091 INTRODUCTION UNDERSTANDING EFFECTIVE BITS Toy Girard, Sigatec, Desig ad Applicatios Egieer Oe criteria ofte used to evaluate a Aalog to Digital Coverter (ADC) or data acquisitio
More informationPROJECT #2 GENERIC ROBOT SIMULATOR
Uiversity of Missouri-Columbia Departmet of Electrical ad Computer Egieerig ECE 7330 Itroductio to Mechatroics ad Robotic Visio Fall, 2010 PROJECT #2 GENERIC ROBOT SIMULATOR Luis Alberto Rivera Estrada
More informationTechnical Explanation for Counters
Techical Explaatio for ers CSM_er_TG_E Itroductio What Is a er? A er is a device that couts the umber of objects or the umber of operatios. It is called a er because it couts the umber of ON/OFF sigals
More informationX-Bar and S-Squared Charts
STATGRAPHICS Rev. 7/4/009 X-Bar ad S-Squared Charts Summary The X-Bar ad S-Squared Charts procedure creates cotrol charts for a sigle umeric variable where the data have bee collected i subgroups. It creates
More informationDIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS
Molecular ad Quatum Acoustics vol. 7, (6) 95 DGTALL TUNED SNUSODAL OSCLLATOR USNG MULTPLE- OUTPUT CURRENT OPERATONAL AMPLFER FOR APPLCATONS N HGH STABLE ACOUSTCAL GENERATORS Lesław TOPÓR-KAMŃSK Faculty
More informationHB860H 2-phase Hybrid Servo Drive
HB860H 2-phase Hybrid Servo Drive 20-70VAC or 30-100VDC, 8.2A Peak No Tuig, Nulls loss of Sychroizatio Closed-loop, elimiates loss of sychroizatio Broader operatig rage higher torque ad higher speed Reduced
More informationFaulty Clock Detection for Crypto Circuits Against Differential Faulty Analysis Attack
Faulty Clock Detectio for Crypto Circuits Agaist Differetial Faulty Aalysis Attack Pei uo ad Yusi Fei Departmet of Electrical ad Computer Egieerig Northeaster Uiversity, Bosto, MA 02115 Abstract. Differetial
More informationLocalized Image Segmentation and Enhancement for Meteorite Images
Localized Image Segmetatio ad Ehacemet for Meteorite Images Yufag Bao, PhD Math ad Computer Sciece Departmet Fayetteville State Uiversity, Fayetteville, NC 28301 ybao@ucfsu.edu ABSTRACT This paper proposed
More informationOPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS
OPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS G.C. Cardarilli, M. Re, A. Salsao Uiversity of Rome Tor Vergata Departmet of Electroic Egieerig Via del Politecico 1 / 00133 / Rome / ITAL {marco.re,
More informationFingerprint Classification Based on Directional Image Constructed Using Wavelet Transform Domains
7 Figerprit Classificatio Based o Directioal Image Costructed Usig Wavelet Trasform Domais Musa Mohd Mokji, Syed Abd. Rahma Syed Abu Bakar, Zuwairie Ibrahim 3 Departmet of Microelectroic ad Computer Egieerig
More informationWavelet Transform. CSEP 590 Data Compression Autumn Wavelet Transformed Barbara (Enhanced) Wavelet Transformed Barbara (Actual)
Wavelet Trasform CSEP 59 Data Compressio Autum 7 Wavelet Trasform Codig PACW Wavelet Trasform A family of atios that filters the data ito low resolutio data plus detail data high pass filter low pass filter
More informationAN Interconnection between JESD204A compliant devices. Document information
Rev. 2 23 September 2010 Applicatio ote Documet iformatio Ifo Keywords Abstract Cotet JESD204A, Data coverters, CML, LVDS, Jitter, Couplig This documet describes the itercoectios that are required betwee
More informationCHAPTER 6 IMPLEMENTATION OF DIGITAL FIR FILTER
CHAPTER 6 IMPLEMENTATION OF DIGITAL FIR FILTER 6.1 INTRODUCTION The digital FIR filters are commo compoets i may digital sigal processig (DSP) systems. There are various applicatios like high speed/low
More informationReconfigurable architecture of RNS based high speed FIR filter
Idia Joural of Egieerig & Materials Scieces Vol. 21, April 214, pp. 233-24 Recofigurable architecture of RNS based high speed FIR filter J Britto Pari* & S P Joy Vasatha Rai Departmet of Electroics Egieerig,
More informationFLEXIBLE ADC: A DITHER AND OVERSAMPLING BASED SOLUTION TO IMPROVE THE PERFORMANCE OF ADC SYSTEMS
FLEXIBLE : A DITHER AND OVERSAMPLING BASED SOLUTION TO IMPROVE THE PERFORMANCE OF SYSTEMS J.M. Dias Pereira (1), A. Cruz Serra () ad P. Girão () (1) DSI, Escola Superior de Tecologia, Istituto Politécico
More informationEVB-EMC14XX User Manual
The iformatio cotaied herei is proprietary to SMSC, ad shall be used solely i accordace with the agreemet pursuat to which it is provided. Although the iformatio is believed to be accurate, o resposibility
More informationPRACTICAL FILTER DESIGN & IMPLEMENTATION LAB
1 of 7 PRACTICAL FILTER DESIGN & IMPLEMENTATION LAB BEFORE YOU BEGIN PREREQUISITE LABS Itroductio to Oscilloscope Itroductio to Arbitrary/Fuctio Geerator EXPECTED KNOWLEDGE Uderstadig of LTI systems. Laplace
More informationSingle Bit DACs in a Nutshell. Part I DAC Basics
Sigle Bit DACs i a Nutshell Part I DAC Basics By Dave Va Ess, Pricipal Applicatio Egieer, Cypress Semicoductor May embedded applicatios require geeratig aalog outputs uder digital cotrol. It may be a DC
More informationFunctional Testing. approach. In this paper, we discuss the effect of phase delay on the. The mixed-signal BIST architecture, illustrated in Fig.
163 39th Southeaster Symposium o System Theory Mercer Uiversity Maco, GA, 31207, March 4-6, 2007 MB3.3 Phase Delay Measuremet ad Calibratio i Built- Aalog Fuctioal Testig Jie Qi, Studet Member, EEE, Charles
More informationLecture 4: Frequency Reuse Concepts
EE 499: Wireless & Mobile Commuicatios (8) Lecture 4: Frequecy euse Cocepts Distace betwee Co-Chael Cell Ceters Kowig the relatio betwee,, ad, we ca easily fid distace betwee the ceter poits of two co
More informationEmbedded Microcomputer Systems Lecture 9.1
Embedded Microcomputer Systems Lecture 9. Recap from last time Aalog circuit desig Noise Microphoe iterface Objectives Active low pass filter Nyquist Theorem ad aliasig Speaker amplifier Lookig at oise,
More informationRadar emitter recognition method based on AdaBoost and decision tree Tang Xiaojing1, a, Chen Weigao1 and Zhu Weigang1 1
Advaces i Egieerig Research, volume 8 d Iteratioal Coferece o Automatio, Mechaical Cotrol ad Computatioal Egieerig (AMCCE 7) Radar emitter recogitio method based o AdaBoost ad decisio tree Tag Xiaojig,
More informationA SELECTIVE POINTER FORWARDING STRATEGY FOR LOCATION TRACKING IN PERSONAL COMMUNICATION SYSTEMS
A SELETIVE POINTE FOWADING STATEGY FO LOATION TAKING IN PESONAL OUNIATION SYSTES Seo G. hag ad hae Y. Lee Departmet of Idustrial Egieerig, KAIST 373-, Kusug-Dog, Taejo, Korea, 305-70 cylee@heuristic.kaist.ac.kr
More informationCross-Layer Performance of a Distributed Real-Time MAC Protocol Supporting Variable Bit Rate Multiclass Services in WPANs
Cross-Layer Performace of a Distributed Real-Time MAC Protocol Supportig Variable Bit Rate Multiclass Services i WPANs David Tug Chog Wog, Jo W. Ma, ad ee Chaig Chua 3 Istitute for Ifocomm Research, Heg
More informationOutline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture
Aalog Fuctioal Testig i Mixed-Sigal s Jie Qi Dept. of Electrical & Computer Egieerig Aubur Uiversity Co-Advisors: Charles Stroud ad Foster Dai Outlie Motivatio ad Backgroud Built-I Self-Test Architecture
More informationLAB 7: Refractive index, geodesic lenses and leaky wave antennas
EI400 Applied Atea Theory LAB7: Refractive idex ad leaky wave ateas LAB 7: Refractive idex, geodesic leses ad leaky wave ateas. Purpose: The mai goal of this laboratory how to characterize the effective
More informationA Novel Three Value Logic for Computing Purposes
Iteratioal Joural o Iormatio ad Electroics Egieerig, Vol. 3, No. 4, July 23 A Novel Three Value Logic or Computig Purposes Ali Soltai ad Saeed Mohammadi Abstract The aim o this article is to suggest a
More informationCOMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS
COMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS Mariusz Ziółko, Przemysław Sypka ad Bartosz Ziółko Departmet of Electroics, AGH Uiversity of Sciece ad Techology, al. Mickiewicza 3, 3-59 Kraków, Polad,
More informationAB1A Driver Box User Manual
AB1A Driver Box User Maual 2d Editio AUGUST 2001 P/N :AB1A-458-000-c AB1A Driver Box User Maual A Copyright This documet cotais proprietary iformatio of Naomotio Ltd, ad Naomotio Ic, ad may ot be reproduced
More informationProcedia - Social and Behavioral Sciences 128 ( 2014 ) EPC-TKS 2013
Available olie at www.sciecedirect.com ScieceDirect Procedia - Social ad Behavioral Scieces 18 ( 014 ) 399 405 EPC-TKS 013 Iductive derivatio of formulae by a computer Sava Grozdev a *, Veseli Nekov b
More informationP h o t o g r a p h i c E q u i p m e n t ( 1 1 A )
9 1 5 8 P h o t o g r a p h i c E q u i p m e t ( 1 1 A ) 30S/30E/30M A Photography Course 9 1 5 8 : P h o t o g r a p h i c E q u i p m e t ( 1 1 A ) 3 0 S / 3 0 E / 3 0 M Course Descriptio This course
More informationSelection of the basic parameters of the lens for the optic-electronic target recognition system
Proceedigs of the 5th WSEAS It. Cof. o COMPUTATIONAL INTELLIGENCE, MAN-MACHINE SYSTEMS AND CYBERNETICS, Veice, Italy, November 0-, 006 317 Selectio of the basic parameters of the les for the optic-electroic
More informationAME50461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY
PD-94595A AME5046 SERIES EMI FILTER HYBRID-HIGH RELIABILITY Descriptio The AME Series of EMI filters have bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified
More information(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET)
EEEB73 Electroics Aalysis & esig II () Review of The MOSFET (Metal-Oxide-Semicoductor Field Effect Trasistor) Referece: Neame, Chapter 3 ad Chapter 4 Learig Outcome Able to describe ad use the followig:
More informationIEEE Protocol Implementation And Measurement Of Current Consumption by Rajan Rai
Electrical ad Computer Egieerig Departmet IEEE 82.15.4 Protocol Implemetatio Ad Measuremet Of Curret Cosumptio by Raja Rai Advisor : Dr. James M. Corad Committee : Dr. Iva L. Howitt Dr. Yogedra P. Kakad
More informationD i g i t a l D a r k r o o m ( 1 1 C )
9 1 6 0 D i g i t a l D a r k r o o m ( 1 1 C ) 30S/30E/30M A Photography Course 9 1 6 0 : D i g i t a l D a r k r o o m ( 1 1 C ) 3 0 S / 3 0 E / 3 0 M Course Descriptio This course focuses o basic digital
More informationCOS 126 Atomic Theory of Matter
COS 126 Atomic Theory of Matter 1 Goal of the Assigmet Video Calculate Avogadro s umber Usig Eistei s equatios Usig fluorescet imagig Iput data Output Frames Blobs/Beads Estimate of Avogadro s umber 7.1833
More informationSimple Microcontroller Based Mains Power Analyzer Device
Simple Microcotroller Based Mais Power Aalyzer Device Petr Dostálek, Vladimír Vašek ad Ja Doliay Abstract Paper deals with desig of simple microcotroller based power aalyzer device for measuremet of basic
More informationAME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY
PD-94597A AME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY Descriptio The AME Series of EMI filters have bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified
More informationEECE 301 Signals & Systems Prof. Mark Fowler
EECE 3 Sigals & Systems Prof. Mark Fowler Note Set #6 D-T Systems: DTFT Aalysis of DT Systems Readig Assigmet: Sectios 5.5 & 5.6 of Kame ad Heck / Course Flow Diagram The arrows here show coceptual flow
More informationSubband Coding of Speech Signals Using Decimation and Interpolation
3 th Iteratioal Coferece o AEROSPACE SCIENCES & AVIATION TECHNOLOGY, ASAT- 3, May 6 8, 9, E-Mail: asat@mtc.edu.eg Military Techical College, Kobry Elkobbah, Cairo, Egypt Tel : +() 459 43638, Fax: +() 698
More informationMassachusetts Institute of Technology Dept. of Electrical Engineering and Computer Science Fall Semester, Introduction to EECS 2.
Massachusetts Istitute of Techology Dept. of Electrical Egieerig ad Computer Sciece Fall Semester, 006 6.08 Itroductio to EECS Prelab Exercises Pre-Lab#3 Modulatio, demodulatio, ad filterig are itegral
More informationCAEN Tools for Discovery
Applicatio Note AN2506 Digital Gamma Neutro discrimiatio with Liquid Scitillators Viareggio 19 November 2012 Itroductio I recet years CAEN has developed a complete family of digitizers that cosists of
More informationAnalysis of SDR GNSS Using MATLAB
Iteratioal Joural of Computer Techology ad Electroics Egieerig (IJCTEE) Volume 5, Issue 3, Jue 2015 Aalysis of SDR GNSS Usig MATLAB Abstract This paper explais a software defied radio global avigatio satellite
More informationLecture 13: DUART serial I/O, part I
Lecture 13: DUART serial I/O, part I The bi picture of serial commuicatios Aalo commuicatios Modems Modulatio-demodulatio methods Baud rate Vs. Bits Per Secod Diital serial commuicatios Simplex, half-duplex
More informationDeploying OSPF for ISPs. ISP Training Workshops
Deployig OSPF for ISPs ISP Traiig Workshops 1 Ageda p OSPF Desig i SP Networks p Addig Networks i OSPF p OSPF i Cisco s IOS 2 OSPF Desig As applicable to Service Provider Networks 3 Service Providers p
More informationCombined Scheme for Fast PN Code Acquisition
13 th Iteratioal Coferece o AEROSPACE SCIENCES & AVIATION TECHNOLOGY, ASAT- 13, May 6 8, 009, E-Mail: asat@mtc.edu.eg Military Techical College, Kobry Elkobbah, Cairo, Egypt Tel : +(0) 4059 4036138, Fax:
More information8. Combinatorial Structures
Virtual Laboratories > 0. Foudatios > 1 2 3 4 5 6 7 8 9 8. Combiatorial Structures The purpose of this sectio is to study several combiatorial structures that are of basic importace i probability. Permutatios
More informationTHE LUCAS TRIANGLE RECOUNTED. Arthur T. Benjamin Dept. of Mathematics, Harvey Mudd College, Claremont, CA Introduction
THE LUCAS TRIANLE RECOUNTED Arthur T Bejami Dept of Mathematics, Harvey Mudd College, Claremot, CA 91711 bejami@hmcedu 1 Itroductio I 2], Neville Robbis explores may properties of the Lucas triagle, a
More informationMeasurement of Equivalent Input Distortion AN 20
Measuremet of Equivalet Iput Distortio AN 2 Applicatio Note to the R&D SYSTEM Traditioal measuremets of harmoic distortio performed o loudspeakers reveal ot oly the symptoms of the oliearities but also
More information7. Counting Measure. Definitions and Basic Properties
Virtual Laboratories > 0. Foudatios > 1 2 3 4 5 6 7 8 9 7. Coutig Measure Defiitios ad Basic Properties Suppose that S is a fiite set. If A S the the cardiality of A is the umber of elemets i A, ad is
More informationIndicator No mark Single preset Dual preset DIN W144 H72mm DIN W48 H96mm No mark DIN W72 H72mm (4 digit) (6 digit) Counter/Timer
FX/FX/FX Series DIN W7 7, W8 96, W 7mm er/timer Features 6 iput modes ad output modes ig speed: cps/cps/kcps/kcps Selectable voltage iput (PNP) or No voltage iput (NPN) dditio of Up/Dow iput mode Wide
More informationPHY-MAC dialogue with Multi-Packet Reception
PHY-AC dialogue with ulti-packet Receptio arc Realp 1 ad Aa I. Pérez-Neira 1 CTTC-Cetre Tecològic de Telecomuicacios de Cataluya Edifici Nexus C/Gra Capità, - 0803-Barceloa (Cataluya-Spai) marc.realp@cttc.es
More informationOn Parity based Divide and Conquer Recursive Functions
O Parity based Divide ad Coquer Recursive Fuctios Sug-Hyu Cha Abstract The parity based divide ad coquer recursio trees are itroduced where the sizes of the tree do ot grow mootoically as grows. These
More informationBy: Pinank Shah. Date : 03/22/2006
By: Piak Shah Date : 03/22/2006 What is Strai? What is Strai Gauge? Operatio of Strai Gauge Grid Patters Strai Gauge Istallatio Wheatstoe bridge Istrumetatio Amplifier Embedded system ad Strai Gauge Strai
More informationCCD Image Processing: Issues & Solutions
CCD Image Processig: Issues & Solutios Correctio of Raw Image with Bias, Dark, Flat Images Raw File r x, y [ ] Dark Frame d[ x, y] Flat Field Image f [ xy, ] r[ x, y] d[ x, y] Raw Dark f [ xy, ] bxy [,
More informationImplementation of Fuzzy Multiple Objective Decision Making Algorithm in a Heterogeneous Mobile Environment
Implemetatio of Fuzzy Multiple Objective Decisio Makig Algorithm i a Heterogeeous Mobile Eviromet P.M.L. ha, Y.F. Hu, R.E. Sheriff, Departmet of Electroics ad Telecommuicatios Departmet of yberetics, Iteret
More informationGeneral Model :Algorithms in the Real World. Applications. Block Codes
Geeral Model 5-853:Algorithms i the Real World Error Correctig Codes I Overview Hammig Codes Liear Codes 5-853 Page message (m) coder codeword (c) oisy chael decoder codeword (c ) message or error Errors
More informationUnit 5: Estimating with Confidence
Uit 5: Estimatig with Cofidece Sectio 8.2 The Practice of Statistics, 4 th editio For AP* STARNES, YATES, MOORE Uit 5 Estimatig with Cofidece 8.1 8.2 8.3 Cofidece Itervals: The Basics Estimatig a Populatio
More informationA Study of Implementation of Digital Signal Processing for Adaptive Array Antenna
MASTER THESIS A Study of Implemetatio of Digital Sigal Processig for Adaptive Array Atea Supervisor: Associate Prof. Hiroyuki ARAI Submitted o Feb., Divisio of Electrical Ad Computer Egieerig, Yokohama
More informationMethods to Reduce Arc-Flash Hazards
Methods to Reduce Arc-Flash Hazards Exercise: Implemetig Istataeous Settigs for a Maiteace Mode Scheme Below is a oe-lie diagram of a substatio with a mai ad two feeders. Because there is virtually o differece
More informationA New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code
Proceedigs of the 4th WSEAS It. Coferece o Electromagetics, Wireless ad Optical Commuicatios, Veice, Italy, November 0-, 006 107 A New Space-Repetitio Code Based o Oe Bit Feedback Compared to Alamouti
More informationRoberto s Notes on Infinite Series Chapter 1: Series Section 2. Infinite series
Roberto s Notes o Ifiite Series Chapter : Series Sectio Ifiite series What you eed to ow already: What sequeces are. Basic termiology ad otatio for sequeces. What you ca lear here: What a ifiite series
More informationPERMUTATIONS AND COMBINATIONS
www.sakshieducatio.com PERMUTATIONS AND COMBINATIONS OBJECTIVE PROBLEMS. There are parcels ad 5 post-offices. I how may differet ways the registratio of parcel ca be made 5 (a) 0 (b) 5 (c) 5 (d) 5. I how
More informationModel Display digit Size Output Power supply 24VAC 50/60Hz, 24-48VDC 9999 (4-digit) 1-stage setting
FXY Series DIN W7 6mm Of er/timer With Idicatio Oly Features ig speed: cps/cps/kcps/kcps Selectable voltage iput (PNP) method or o-voltage iput (NPN) method Iput mode: Up, Dow, Dow Dot for Decimal Poit
More informationApplication of Improved Genetic Algorithm to Two-side Assembly Line Balancing
206 3 rd Iteratioal Coferece o Mechaical, Idustrial, ad Maufacturig Egieerig (MIME 206) ISBN: 978--60595-33-7 Applicatio of Improved Geetic Algorithm to Two-side Assembly Lie Balacig Ximi Zhag, Qia Wag,
More informationOptimal Arrangement of Buoys Observable by Means of Radar
Optimal Arragemet of Buoys Observable by Meas of Radar TOMASZ PRACZYK Istitute of Naval Weapo ad Computer Sciece Polish Naval Academy Śmidowicza 69, 8-03 Gdyia POLAND t.praczy@amw.gdyia.pl Abstract: -
More informationAn Adaptive Image Denoising Method based on Thresholding
A Adaptive Image Deoisig Method based o Thresholdig HARI OM AND MANTOSH BISWAS Departmet of Computer Sciece & Egieerig Idia School of Mies, Dhabad Jharkad-86004 INDIA {hariom4idia, matoshb}@gmail.com Abstract
More informationDesign and Construction of a Three-phase Digital Energy Meter
Desig ad Costructio of a Three-phase Digital Eergy Meter D.P.Chadima, V.G.R.G. Jayawardae, E.A.E.H. Hemachadra, I.N.Jayasekera, H.V.L.Hasaraga, D.C. Hapuarachchi (chadima@elect.mrt.ac.lk, geethagaj@gmail.com,era.hem@gmail.com,ishaivaka@gmail.com,lahiru_hasaraga@yahoo.com,diya_elect.uom@gmail.com)
More informationI n t r o d u c t i o n t o P h o t o g r a p h y ( 1 0 )
9 1 5 7 I t r o d u c t i o t o P h o t o g r a p h y ( 1 0 ) 20S/20E/20M A Photography Course 9 1 5 7 : I t r o d u c t i o t o P h o t o g r a p h y ( 1 0 ) 2 0 S / 2 0 E / 2 0 M Course Descriptio This
More informationSmart Energy & Power Quality Solutions. ProData datalogger. Datalogger and Gateway
Smart Eergy & Power Quality Solutios ProData datalogger Datalogger ad Gateway Smart ad compact: Our most uiversal datalogger ever saves power costs Etheret coectio Modbus-Etheret-Gateway 32 MB 32 MB memory
More informationYour name. Scalable Regulated Three Phase Power Rectifier. Introduction. Existing System Designed in 1996 from Dr. Hess and Dr. Wall.
Scalable Regulated Three Phase Power Rectifier ECE480 Seior Desig Review Tyler Budziaowski & Tao Nguye Mar 31, 2004 Istructor: Dr. Jim Frezel Techical Advisors: Dr. Hess ad Dr. Wall Sposors: Dr. Hess ad
More informationResource Utilization in Cloud Computing as an Optimization Problem
Resource Utilizatio i Cloud Computig as a Optimizatio Problem Ala'a Al-Shaikh, Hebatallah Khattab, Ahmad Sharieh, Azzam Sleit Departmet of Computer Sciece Kig Abdulla II School for Iformatio Techology
More informationWAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI
WAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI Muhammad Kabir McGill Uiversity Departmet of Electrical ad Computer Egieerig Motreal, QC H3A 2A7 Email: muhammad.kabir@mail.mcgill.ca Carlos Christofferse
More informationEmbedded system for audio source localization based on beamforming
Embedded system for audio source localizatio based o beamformig Petr Dostále, Ja Doliay ad Vladimír Vaše Abstract Paper presets desig of embedded audio source localizatio system with respect to compact
More informationCompound Controller for DC Motor Servo System Based on Inner-Loop Extended State Observer
BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 6, No 5 Special Issue o Applicatio of Advaced Computig ad Simulatio i Iformatio Systems Sofia 06 Prit ISSN: 3-970; Olie ISSN:
More informationPV200. Solar PV tester and I-V curve tracer
PV200 Solar PV tester ad I-V curve tracer The PV200 provides a highly efficiet ad effective test ad diagostic solutio for PV systems, carryig out all commissioig tests required by IEC 62446 ad performig
More informationReducing Power Dissipation in Complex Digital Filters by using the Quadratic Residue Number System Λ
Reducig Power Dissipatio i Complex Digital Filters by usig the Quadratic Residue Number System Λ Agelo D Amora, Alberto Naarelli, Marco Re ad Gia Carlo Cardarilli Departmet of Electrical Egieerig Uiversity
More informationINCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION
XIX IMEKO World Cogress Fudametal ad Applied Metrology September 6, 9, Lisbo, Portugal INCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION Dalibor
More informationICM7213. One Second/One Minute Timebase Generator. Features. Description. Ordering Information. Pinout. August 1997
August 997 Features Guarateed V Operatio Very Low Curret Cosumptio (Typ).... µa at V All Outputs TTL Compatible O Chip Oscillator Feedback Resistor Oscillator Requires Oly Exteral compoets: Fixed Capacitor,
More informationSOFTWARE DEFINED RADIO IN WIRELESS AD-HOC NETWORK
SOFTWARE DEFINED RADIO IN WIRELESS AD-HOC NETWORK Ajay Kr. Sigh 1, G. Sigh 2 ad D. S. Chauha 2 1 Departmet of Computer Sciece ad Egieerig Jaypee Uiversity of Iformatio Techology, Sola -173 215, Idia 2
More informationPV210. Solar PV tester and I-V curve tracer
PV210 Solar PV tester ad I-V curve tracer The PV210 provides a highly efficiet ad effective test ad diagostic solutio for PV systems, carryig out all commissioig tests required by IEC 62446 ad performig
More informationKMXP SERIES Anisotropic Magneto-Resistive (AMR) Linear Position Sensors
SERIES Aisotropic Mageto-Resistive (AMR) Liear Positio Sesors Positio sesors play a icreasigly importat role i may idustrial, robotic ad medical applicatios. Advaced applicatios i harsh eviromets eed sesors
More informationMADE FOR EXTRA ORDINARY EMBROIDERY DESIGNS
MADE FOR EXTRA ORDINARY EMBROIDERY DESIGNS HIGH-PERFORMANCE SPECIAL EMBROIDERY MACHINES SERIES W, Z, K, H, V THE ART OF EMBROIDERY GREATER CREATIVE FREEDOM Typical tapig embroidery Zigzag embroidery for
More informationZonerich AB-T88. MINI Thermal Printer COMMAND SPECIFICATION. Zonerich Computer Equipments Co.,Ltd MANUAL REVISION EN 1.
Zoerich AB-T88 MINI Thermal Priter COMMAND SPECIFICATION MANUAL REVISION EN. Zoerich Computer Equipmets Co.,Ltd http://www.zoerich.com Commad List Prit ad lie feed Prit ad carriage retur Trasmissio real-time
More informationAcquisition of GPS Software Receiver Using Split-Radix FFT
006 IEEE Coferece o Systems, Ma, ad Cyberetics October -, 006, Taipei, Taiwa Acquisitio of GPS Software Receiver Usig Split-Radix FFT W. H. Li, W. L. Mao, H. W. Tsao, F. R. Chag, ad W. H. Huag Abstract
More informationSampling. Introduction to Digital Data Acquisition: Physical world is analog CSE/EE Digital systems need to
Itroductio to Digital Data Acuisitio: Samplig Physical world is aalog Digital systems eed to Measure aalog uatities Switch iputs, speech waveforms, etc Cotrol aalog systems Computer moitors, automotive
More informationFPGA Implementation of the Ternary Pulse Compression Sequences
FPGA Implemetatio of the Terary Pulse Compressio Sequeces N.Balaji 1, M. Sriivasa rao, K.Subba Rao 3, S.P.Sigh 4 ad N. Madhusudhaa Reddy 4 Abstract Terary codes have bee widely used i radar ad commuicatio
More informationMeasurements of the Communications Environment in Medium Voltage Power Distribution Lines for Wide-Band Power Line Communications
Measuremets of the Commuicatios viromet i Medium Voltage Power Distributio Lies for Wide-Bad Power Lie Commuicatios Jae-Jo Lee *,Seug-Ji Choi *,Hui-Myoug Oh *, Wo-Tae Lee *, Kwa-Ho Kim * ad Dae-Youg Lee
More informationIntroduction to Wireless Communication Systems ECE 476/ECE 501C/CS 513 Winter 2003
troductio to Wireless Commuicatio ystems ECE 476/ECE 501C/C 513 Witer 2003 eview for Exam #1 March 4, 2003 Exam Details Must follow seatig chart - Posted 30 miutes before exam. Cheatig will be treated
More information