A Motion Sensor with On-Chip Pixel Rendering Module for Optical Flow Gradient Extraction

Size: px
Start display at page:

Download "A Motion Sensor with On-Chip Pixel Rendering Module for Optical Flow Gradient Extraction"

Transcription

1 A Motion Sensor with On-Chip Pixel Rendering Module for Optical Flow Gradient Extraction Jing Huang, Menghan Guo, Shizheng Wang and Shoushun Chen VIRTUS IC Design Centre of Excellence, School of EEE Nanyang Technological University, Singapore Abstract This work introduces a pixel rendering module (PRM) into an asynchronous event-based dynamic vision sensor (DVS) targeting for optical flow extraction. Optical flow using event-based cameras draws more attention since DVSs directly provide motion related information related and greatly reduce the data redundancy compared to conventional frame-based cameras. Although event-based optical flow has a high potential on realtime performance, its accuracy is limited by event sparseness and lack of intensity, especially for fast motion and highly textured areas. This paper presents a motion sensor with PRM and asynchronous gray-level events to settle these issues. The PRM enables each pixel to communicate with its neighbor pixels such that a single active pixel can force activate its neighboring inactive pixels to provide sufficient data for optical flow calculation. Furthermore, the sensor outputs asynchronous event packages including pixel position, time-stamp and its corresponding illumination. A prototype was fabricated in 0.35um 2P4M Opto process. Each pixel occupies a footprint of μm 2 with 17.7% fill factor. I. INTRODUCTION After many years of research, real-time optical flow computation is still a crucial requirement for vision tasks such as optical flow-based segmentation, motion detection, object tracking and obstacle avoidance for aircraft and vehicles. In real-time applications, where optical flow is a fundamental decisive element, there is a pressing need to speed up flow computation while maintaining a high degree of accuracy. Traditional optical flow methods process data from large amount of frames captured by conventional image sensors. Redundant data is thus repeatedly generated by static background. Readout and processing of large redundancy results in enormous computational cost and limits processing speed. Event-based motion sensors [1 3] have shown great potential to improve the real-time performance of optical flow computation. Compared with conventional cameras, the motion sensors asynchronously respond to events that represent relative intensity change. The output of the sensor is a stream of asynchronous digital events, which are not limited by exposure time or frame rate. It can detect fast moving objects which are commonly captured by expensive, high speed cameras running at thousands of frame rate, but with largely redundancy-reduced output data. Benosman et al. [4, 5] proposed event-based optical flow methods, including eventbased Lucas Kanade method and Local Plane Fitting method. One important step in these event-based optical flow methods is to extract gradient based on pixel intensities in a local area. However, in conventional DVS system, the events only v* t < 1 pixel Motion Vector Traditional DVS Novel motion sensor with Pixel Rendering Outputs Pi(Xp, Yp) Noise or sparse point Pi(Xp, Yp, Ip, Tp) Fig. 1: A conventional DVS outputs position (x p,y p ) of pixels labeled in black; novel motion sensor with PRM outputs event packages of pixels labeled in both black and yellow. Each event package consists of pixel position (x p,y p ), corresponding intensity (I p ) and time-stamp (T p ). report the pixel position without illumination. Thus, they use the number of accumulated events during a short period to simulate the intensity of each pixel. Nevertheless, the simulate method is inaccurate because it represents the relative intensity change instead of real-time intensity level. Another issue that limits the accuracy of event-based optical flow estimation is event sparseness when detecting fast moving objects. Pixels in conventional DVS work independently and an event generated by a single activated pixel cannot provide sufficient information for optical flow estimation. In this paper, we present a motion sensor in which each pixel contains a PRM and an intensity readout mechanism. Pixels use PRM to communicate status with neighbor pixels such that an active pixel can force its neighbor pixels to generate events even though they are not triggered. The idea is illustrated in Fig.1 where black pixels represent the motion-triggered active pixels and yellow ones represent the neighbor-triggered active pixels due to PRM. In this way, the sensor assures sufficient data to compute the optical flow of motion-triggered pixels. In addition, the sensor outputs asynchronous event packages and each of them contains the corresponding illumination besides pixel position and time-stamp. The sensor takes the output of the logarithmic detector as pixel intensity, therefore, the intensity of each event represents the absolute intensity level

2 Photo-Receptor Contrast Ampification Event Generator forcefire P(x,y-1) Gradient in horizontal: Ix = [I(P(x+1,y))-I(P(x-1),y))]/2 M fb I ph C c A1 V REF1 PIXEL ARCHITECTURE C A V REF2 M sf C B A2 M sw VO V H V L Asynchronous Intensity Readout Col_analog_bus Com1 ON Event OFF Event Com2 Status Latch 1 set SL-P Q reset AER Handshaking EN Pixel Rendering Module EP Pixel Status signal sending to neighbor pixels. A rising edge indicates the pixel is motion triggered L R U Receive event rising edge from D neighboring pixels P(x-1,y) P(x,y) P(x,y+1) P(x+1,y) Pixel Rendering Module L R U D Pulse generator EP CA Gradient in vertical: Iy = [I(P(x,y+1))-I(P(x,y-1))]/2 Status Latch 2 set SL-N Q reset EN To AER Handshaking Fig. 2: Pixel communication using PRM and gradient extraction, pixel architecture, architecture PRM, where L, R, U, D represent the EP signals received from left, right, up and down neighbor pixels. detected by the corresponding pixel. With these novel features, the designed motion sensor provides sufficient information for evaluating the optical flow of motion-triggered events. The main effort in this work design is on the pixel design. The rest of the paper is structured as follows. Section II describes the details of pixel architecture and PRM design. The VLSI implementation of the chip is discussed in Section III. Section IV reports the experimental results and Section V concludes this paper. II. SENSOR DESIGN In the designed motion sensor, pixels are connected with each other. Each pixel communicates with its neighbor pixels instead of working individually. Assume a single pixel (P (x, y)) becomes active triggered by motion while its neighbor pixels (P (x 1,y),P(x+1,y),P(x, y 1) and P (x, y+1)) are inactive, the active pixel P (x, y) will send signals simultaneously to the neighbor pixels to force activating them, as shown in Fig. 2. Active pixels, both motion triggered or neighbor triggered, generate event packages including pixel location, time-stamp and the corresponding intensity. Therefore, for a single motion triggered pixel, the sensor outputs five event packages used to extract gradient parameters for optical flow estimation. Gradient-based optical flow is estimated based on an important constraint, i.e. Brightness Constraint, which is expressed as I x u + I y v = I t, where I x, I y indicate the gradients along horizontal and vertical directions. The collected five event packages can thus be calculated to extract I x (I x =[I (P (x+1,y)) I (P (x 1,y)) ]/2]) and I y (I y = [I (P (x,y+1)) I (P (x,y 1)) ]/2). According to the theorem of Markov Random Field (MRF) [6], additional information from four neighbors are sufficient enough to extract optical flow gradient parameters. Therefore, each pixel are connected to its four neighbors instead of eight neighbors or even more such that it improves the accuracy of optical flow estimation while the size of data is still acceptable for real-time processing. A. Pixel architecture The pixel architecture is illustrated in Fig.2. The pixel is designed by introducing the PRM to the previously designed pixel structure in [3]. The new pixel can be simplified into several blocks such as photo-receptor, event generator, logarithmic pixel readout, AER handshaking logic and pixel rendering module. The photo-receptor consists of one NMOS transistor with photo-diode and a negative feedback amplifier. Its logarithmic response provides high dynamic range, at the cost of scarifying temporal contrast sensitivity at high illumination. The logarithmic photo-receptor transforms the intensity to a voltage signal in real-time. The transformed intensity signal is fed into a delta modulator followed by two comparators. An OR gate merges the VH and VL events which corresponds to light changes from either dark to bright or vice versa. An external forcefire signal is also merged to unconditionally force all pixels to set their respective status latch 1 (SL-P) and generate requests through the AER handshaking circuits. SL-P can be set by either the output of the VH or VL comparator or the external forcefire signal. The output signal of SL-P (EP) is active high and connected with its neighbor pixels. An inter-pixel handshaking logic, PRM module, is introduced to monitor primary event status (EP) of its four neighbor pixels (Left, Right, up and down). If one or more neighbor pixels become active, i.e. signal EP switches from low to high, the inter-pixel handshake generates a signal EN, indicating that at least one of the neighbor events is active, and initials the AER handshaking circuits. The AER handshaking logic can thus be initialized by intensity variation detection, forcefire control or PRM module. The pixel reports the intensity in real-time, which is read out synchronously with event position, without the limitation of exposure time, thus it takes no effort to match the event position and intensity information, in both spatial and temporal domain.

3 VH VO (P(x, y)) Pixel Array AER Handshaking VL EP (P(x, y)) Reset by corresponding and CA signals 64-to-1 Arbiter Tree (Row) Analog Intra-Pixel Handshaking EN(P(x, y-1)) Capacitors Analog Readout Photodiode EN(P(x, y+1)) Column Parallel Amplifier & ADC for Light Intensity EN(P(x-1, y)) REF & Bias EN(P(x+1, y)) Fig. 3: Main signal timing diagram with an example of processing sequence which is under AER random processing protocol [7]. B. Pixel Rendering Module The introduced PRM, as shown in Fig.2, is an inter-pixel handshaking logic which enables the pixels communicating event status with each other and no longer function independently. The signal EP in each pixel is connected to the PRM of its neighbor pixels. When a pixel detects intensity change, the status latch 1 is set and generates a rising edge. The PRM in each pixel continuously monitors the status of its neighbor pixels. An OR gate merges the status signals and transmits the rising edge to a pulse generator if at least one of the neighbor pixels is activated by motion. The generated pulse then sets the status latch 2 (SL-N) under the conditions that the pixel is neither activated due to intensity change nor selected for processing. Once the pixel is processed, both status latches are reset. Fig.3 shows timing diagram of main signals as an example. Suppose only the central pixel (P (x, y)) detects intensity variation and the output signal of delta modulator (VO) exceeds the contrast threshold (VH). When VO meets VH, the status signal EP of the central pixel (EP (P (x,y)) ) is set to high and this rising edge triggers the status signals EN of its neighbor pixels to high. The transfer latency is less than 0.1ns and thus can be ignored. Both self-activated status and forceactivated status are reset (falling edge of EP and EN) when pixel is processed, i.e. receiving row acknowledgement () and column acknowledgement (CA) signals simultaneously. Meanwhile, the signal VO is reset to reference level. C. Asynchronous intensity and time-stamp When the pixel is selected, the voltage on the logarithmic photo receptor can be directly readout as its intensity information.this avoids additional exposure time, usually in the range of a few milliseconds. As shown in Fig.2, the readout circuit is implemented by a buffer transistor (M sf ) and a switch transistor (M sw ). M sf functions as a source follower which buffers the output voltage of logrithmic detector onto the shared bus (Col analog bus). The switch transistor (M sw ) is controlled by such that only pixels on the acknowledged 64-to-1 Arbiter Tree (Column) System Control Fig. 4: Layout of motion sensor, Layout design of pixel, The fabricated motion sensor soldered on PCB. row would buffer out the real-time intensity. The readout analog value is quantized using the same structure as in [3]. In this way, each pixel event packet consists of three elements: pixel address, time-stamp and its illumination. Taking use of the spatial-temporal character of events, our sensor can be used to compute flow using real-time event-based flow methods [8]. The introduced asynchronous intensity brings motion sensor to wider application using algorithms based on feature extraction [9]. III. SENSOR IMPLEMENTATION A64 64 test prototype of dynamic vision sensor with PRM was implemented in AMS 0.35um 2P4M process. Fig.4 shows the layout of the sensor die, of size mm 2. Pixel area is μm 2, as shown in Fig.4. Analog circuitry and digital circuitry are placed separately as far as possible to reduce crosstalk and signal coupling. The capacitors are placed next to each other for better matching. In addition, metal shielding layer is also used. IV. EXPERIMENTAL RESULTS To test the performance of the sensor, a FPGA-based testing platform was developed based on an Opal Kelly FPGA board. The board communicates with a local host PC through USB link and is programmed for sensor control signal configuration, temporary data storage and data transfer. Each received event packet consists of three elements: pixel address, time-stamp and its illumination. The positions of received events can describe the contour of a moving object while the intensity information is used to implement partial of optical flow algorithms. Full frame pictures can be generated by issuing a forcefire signal, all the pixels on the sensor will be activated and read out one by one. During the period of a full-frame readout, the motion sensor can operate motion detection as normal. Table 1 summarizes the sensor specifications and its main features. The sensor is powered at 3.3V and clocked at 40MHz.

4 TABLE I: Chip Characteristics Process Technology AMS 0.35 μm OPTO process Power Supply 3.3V Chip Size mm 2 Array Size Pixels Pixel Size μm 2 Fill Factor 17.7% Fixed Pattern Noise 0.79% Maximum Clock Speed 50 MHz Dynamic Range 1-100k lux Power Consumption 200 mw at 20 MHz Target Motion Sensor with FPGA testing board Linear Motor PC Fig. 6: Full frame image generated using forcefire control signal, sample event slice with binary value, which contains accumulated events in 100μs, same event slice as in but with gray-level intensity, (d) estimated flow result in vector. (d) Fig. 5: Setup platform for testing. Fig.5 shows the test platform which is placed on an optical table in a dark room. The sensor was mounted on a camera holder fixed to a linear motor [10] and the target pattern is fixed on a stationary black board. The high precision linear motor provides uniform motion with a speed of 0.5 meter per second. When the camera moves along the motor track, the object is observed to move towards left or right. Fig.6 presents sample images with flow estimation. The full frame image in Fig.6 is generated by the forcefire control signal, which forces all pixels to become active and capture intensity. During motion, event packages are generated continuously in spatial and temporal domain. To estimate the spatial gradients, slices are generated by accumulating events during last 100μs. The accumulation time period is based on experimental results, such that the accumulated events after noise filtering is able to construct clear features. Fig.6 shows binary value of a sample event slice. The binary event image is made up of crosses due to the PRM. Fig.6 presents the the same event slice containing active pixels with graylevel intensity that are used to compute optical flow. In this experiment, we use the classic+nl-fast method [11], which is a classical gradient-based method with high performance, to evaluate the optical flow of events. The flow result in vector is shown in Fig.6(d), indicating clearly that the object is moving to the left. The improvement on accuracy of optical flow estimation and the incremental size of readout data compared to the flow estimation using traditional DVSs is currently under evaluation. V. CONCLUSION In this paper, we present a smart motion sensor with PRM and a capability to generate events with asynchronous absolute intensity. With the PRM and asynchronous intensities, the designed motion sensor provides sufficient pixel information to extract gradient parameters in optical flow estimation, which settles the accuracy issues caused by conventional DVS. With an estimation of 2.5 incremental size of readout data, the speed of this motion sensor can still be equivalent to a high speed camera with several hundred frame rate. The new features will favor the optical flow estimation with real-time performance and higher accuracy. REFERENCES [1] Lichtsteiner, Patrick, Christoph Posch, and Tobi Delbruck. A db 15μ s Latency Asynchronous Temporal Contrast Vision Sensor. IEEE journal of solid-state circuits 43.2 (2008): [2] Posch, Christoph, Daniel Matolin, and Rainer Wohlgenannt. A QVGA 143 db dynamic range frame-free PWM image sensor with lossless pixel-level video compression and time-domain CDS. IEEE Journal of Solid-State Circuits 46.1 (2011): [3] Jing Huang, Menghan Guo and Shoushun Chen, A Dynamic Vision Sensor with Direct Logarithmic Output and Full-Frame Picture-on-Demand, IEEE International Symposium on Circuits and Systems (ISCAS), Baltimore, US, May [4] Benosman, Ryad, et al. Asynchronous frameless eventbased optical flow. Neural Networks 27 (2012):

5 [5] Benosman, Ryad, et al. Event-based visual flow. IEEE transactions on neural networks and learning systems 25.2 (2014): [6] Opitz, Felix. Markov random fields and the optical flow. (2011). [7] Aung Myat Thu Linn, Anh Tuan Do, Shoushun Chen and Kiat Seng Yeo, Adaptive Priority Toggle Asynchronous Tree Arbiter for AER-based Image Sensor, the IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC), pp , Oct [8] Rueckauer, Bodo, and Tobi Delbruck. Evaluation of event-based algorithms for optical flow with ground-truth from inertial measurement sensor. Frontiers in neuroscience 10 (2016). [9] Ilg, Eddy, et al. Flownet 2.0: Evolution of optical flow estimation with deep networks. arxiv preprint arxiv: (2016). [10] PImicos Motion Control. Available: Control Catalog PI micos.pdf, pp [11] Sun, Deqing, Stefan Roth, and Michael J. Black. A quantitative analysis of current practices in optical flow estimation and the principles behind them. International Journal of Computer Vision (2014):

Réunion : Projet e-baccuss

Réunion : Projet e-baccuss Réunion : Projet e-baccuss An Asynchronous Reading Architecture For An Event-Driven Image Sensor Amani Darwish 1,2, Laurent Fesquet 1,2, Gilles Sicard 3 1 University Grenoble Alpes TIMA Grenoble, France

More information

A Foveated Visual Tracking Chip

A Foveated Visual Tracking Chip TP 2.1: A Foveated Visual Tracking Chip Ralph Etienne-Cummings¹, ², Jan Van der Spiegel¹, ³, Paul Mueller¹, Mao-zhu Zhang¹ ¹Corticon Inc., Philadelphia, PA ²Department of Electrical Engineering, Southern

More information

Neuromorphic Event-Based Vision Sensors

Neuromorphic Event-Based Vision Sensors Inst. of Neuroinformatics www.ini.uzh.ch Conventional cameras (aka Static vision sensors) deliver a stroboscopic sequence of frames Silicon Retina Technology Tobi Delbruck Inst. of Neuroinformatics, University

More information

Imaging serial interface ROM

Imaging serial interface ROM Page 1 of 6 ( 3 of 32 ) United States Patent Application 20070024904 Kind Code A1 Baer; Richard L. ; et al. February 1, 2007 Imaging serial interface ROM Abstract Imaging serial interface ROM (ISIROM).

More information

A fps CMOS Ion-Image Sensor with Suppressed Fixed-Pattern-Noise for Accurate High-throughput DNA Sequencing

A fps CMOS Ion-Image Sensor with Suppressed Fixed-Pattern-Noise for Accurate High-throughput DNA Sequencing A 64 64 1200fps CMOS Ion-Image Sensor with Suppressed Fixed-Pattern-Noise for Accurate High-throughput DNA Sequencing Xiwei Huang, Fei Wang, Jing Guo, Mei Yan, Hao Yu*, and Kiat Seng Yeo School of Electrical

More information

A 1.3 Megapixel CMOS Imager Designed for Digital Still Cameras

A 1.3 Megapixel CMOS Imager Designed for Digital Still Cameras A 1.3 Megapixel CMOS Imager Designed for Digital Still Cameras Paul Gallagher, Andy Brewster VLSI Vision Ltd. San Jose, CA/USA Abstract VLSI Vision Ltd. has developed the VV6801 color sensor to address

More information

Copyright T. Delbruck,

Copyright T. Delbruck, Spiking silicon retina for digital vision Inst. of Neuroinformatics, UNI-ETH Zurich Tobi Delbruck Inst. of Neuroinformatics UZH-ETH Zurich Switzerland Patrick Lichtsteiner PhD project Funding: UZH-ETH

More information

TRIANGULATION-BASED light projection is a typical

TRIANGULATION-BASED light projection is a typical 246 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 1, JANUARY 2004 A 120 110 Position Sensor With the Capability of Sensitive and Selective Light Detection in Wide Dynamic Range for Robust Active Range

More information

Low Power Sensors for Urban Water System Applications

Low Power Sensors for Urban Water System Applications Hong Kong University of Science and Technology Electronic and Computer Engineering Department Low Power Sensors for Urban Water System Applications Prof. Amine Bermak Workshop on Smart Urban Water Systems

More information

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems 1 Eun-Jung Yoon, 2 Kangyeob Park, 3* Won-Seok Oh 1, 2, 3 SoC Platform Research Center, Korea Electronics Technology

More information

The Architecture of the BTeV Pixel Readout Chip

The Architecture of the BTeV Pixel Readout Chip The Architecture of the BTeV Pixel Readout Chip D.C. Christian, dcc@fnal.gov Fermilab, POBox 500 Batavia, IL 60510, USA 1 Introduction The most striking feature of BTeV, a dedicated b physics experiment

More information

Column-Parallel Architecture for Line-of-Sight Detection Image Sensor Based on Centroid Calculation

Column-Parallel Architecture for Line-of-Sight Detection Image Sensor Based on Centroid Calculation ITE Trans. on MTA Vol. 2, No. 2, pp. 161-166 (2014) Copyright 2014 by ITE Transactions on Media Technology and Applications (MTA) Column-Parallel Architecture for Line-of-Sight Detection Image Sensor Based

More information

pco.edge 4.2 LT 0.8 electrons 2048 x 2048 pixel 40 fps up to :1 up to 82 % pco. low noise high resolution high speed high dynamic range

pco.edge 4.2 LT 0.8 electrons 2048 x 2048 pixel 40 fps up to :1 up to 82 % pco. low noise high resolution high speed high dynamic range edge 4.2 LT scientific CMOS camera high resolution 2048 x 2048 pixel low noise 0.8 electrons USB 3.0 small form factor high dynamic range up to 37 500:1 high speed 40 fps high quantum efficiency up to

More information

High Performance Imaging Using Large Camera Arrays

High Performance Imaging Using Large Camera Arrays High Performance Imaging Using Large Camera Arrays Presentation of the original paper by Bennett Wilburn, Neel Joshi, Vaibhav Vaish, Eino-Ville Talvala, Emilio Antunez, Adam Barth, Andrew Adams, Mark Horowitz,

More information

Computational Sensors

Computational Sensors Computational Sensors Suren Jayasuriya Postdoctoral Fellow, The Robotics Institute, Carnegie Mellon University Class Announcements 1) Vote on this poll about project checkpoint date on Piazza: https://piazza.com/class/j6dobp76al46ao?cid=126

More information

A new Photon Counting Detector: Intensified CMOS- APS

A new Photon Counting Detector: Intensified CMOS- APS A new Photon Counting Detector: Intensified CMOS- APS M. Belluso 1, G. Bonanno 1, A. Calì 1, A. Carbone 3, R. Cosentino 1, A. Modica 4, S. Scuderi 1, C. Timpanaro 1, M. Uslenghi 2 1-I.N.A.F.-Osservatorio

More information

A new Photon Counting Detector: Intensified CMOS- APS

A new Photon Counting Detector: Intensified CMOS- APS A new Photon Counting Detector: Intensified CMOS- APS M. Belluso 1, G. Bonanno 1, A. Calì 1, A. Carbone 3, R. Cosentino 1, A. Modica 4, S. Scuderi 1, C. Timpanaro 1, M. Uslenghi 2 1- I.N.A.F.-Osservatorio

More information

ABSTRACT. Section I Overview of the µdss

ABSTRACT. Section I Overview of the µdss An Autonomous Low Power High Resolution micro-digital Sun Sensor Ning Xie 1, Albert J.P. Theuwissen 1, 2 1. Delft University of Technology, Delft, the Netherlands; 2. Harvest Imaging, Bree, Belgium; ABSTRACT

More information

A Dynamic Range Expansion Technique for CMOS Image Sensors with Dual Charge Storage in a Pixel and Multiple Sampling

A Dynamic Range Expansion Technique for CMOS Image Sensors with Dual Charge Storage in a Pixel and Multiple Sampling ensors 2008, 8, 1915-1926 sensors IN 1424-8220 2008 by MDPI www.mdpi.org/sensors Full Research Paper A Dynamic Range Expansion Technique for CMO Image ensors with Dual Charge torage in a Pixel and Multiple

More information

IN RECENT years, we have often seen three-dimensional

IN RECENT years, we have often seen three-dimensional 622 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 Design and Implementation of Real-Time 3-D Image Sensor With 640 480 Pixel Resolution Yusuke Oike, Student Member, IEEE, Makoto Ikeda,

More information

Demonstration of a Frequency-Demodulation CMOS Image Sensor

Demonstration of a Frequency-Demodulation CMOS Image Sensor Demonstration of a Frequency-Demodulation CMOS Image Sensor Koji Yamamoto, Keiichiro Kagawa, Jun Ohta, Masahiro Nunoshita Graduate School of Materials Science, Nara Institute of Science and Technology

More information

A NEW NEUROMORPHIC STRATEGY FOR THE FUTURE OF VISION FOR MACHINES June Xavier Lagorce Head of Computer Vision & Systems

A NEW NEUROMORPHIC STRATEGY FOR THE FUTURE OF VISION FOR MACHINES June Xavier Lagorce Head of Computer Vision & Systems A NEW NEUROMORPHIC STRATEGY FOR THE FUTURE OF VISION FOR MACHINES June 2017 Xavier Lagorce Head of Computer Vision & Systems Imagine meeting the promise of Restoring sight to the blind Accident-free autonomous

More information

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department

More information

ELEN6350. Summary: High Dynamic Range Photodetector Hassan Eddrees, Matt Bajor

ELEN6350. Summary: High Dynamic Range Photodetector Hassan Eddrees, Matt Bajor ELEN6350 High Dynamic Range Photodetector Hassan Eddrees, Matt Bajor Summary: The use of image sensors presents several limitations for visible light spectrometers. Both CCD and CMOS one dimensional imagers

More information

A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker

A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker Robert P. Johnson Pavel Poplevin Hartmut Sadrozinski Ned Spencer Santa Cruz Institute for Particle Physics The GLAST Project

More information

Adaptive sensing and image processing with a general-purpose pixel-parallel sensor/processor array integrated circuit

Adaptive sensing and image processing with a general-purpose pixel-parallel sensor/processor array integrated circuit Adaptive sensing and image processing with a general-purpose pixel-parallel sensor/processor array integrated circuit Piotr Dudek School of Electrical and Electronic Engineering, University of Manchester

More information

Digital Controller Chip Set for Isolated DC Power Supplies

Digital Controller Chip Set for Isolated DC Power Supplies Digital Controller Chip Set for Isolated DC Power Supplies Aleksandar Prodic, Dragan Maksimovic and Robert W. Erickson Colorado Power Electronics Center Department of Electrical and Computer Engineering

More information

EE 392B: Course Introduction

EE 392B: Course Introduction EE 392B Course Introduction About EE392B Goals Topics Schedule Prerequisites Course Overview Digital Imaging System Image Sensor Architectures Nonidealities and Performance Measures Color Imaging Recent

More information

A Fast-Transient Wide-Voltage-Range Digital- Controlled Buck Converter with Cycle- Controlled DPWM

A Fast-Transient Wide-Voltage-Range Digital- Controlled Buck Converter with Cycle- Controlled DPWM A Fast-Transient Wide-Voltage-Range Digital- Controlled Buck Converter with Cycle- Controlled DPWM Abstract: This paper presents a wide-voltage-range, fast-transient all-digital buck converter using a

More information

1 A1 PROs. Ver0.1 Ai9943. Complete 10-bit, 25MHz CCD Signal Processor. Features. General Description. Applications. Functional Block Diagram

1 A1 PROs. Ver0.1 Ai9943. Complete 10-bit, 25MHz CCD Signal Processor. Features. General Description. Applications. Functional Block Diagram 1 A1 PROs A1 PROs Ver0.1 Ai9943 Complete 10-bit, 25MHz CCD Signal Processor General Description The Ai9943 is a complete analog signal processor for CCD applications. It features a 25 MHz single-channel

More information

A Bioinspired 128x128 Pixel Dynamic-Vision- Sensor

A Bioinspired 128x128 Pixel Dynamic-Vision- Sensor A Bioinspired 128x128 Pixel Dynamic-Vision- Sensor T. Serrano-Gotarredona, J. A. Leñero-Bardallo, and B. Linares-Barranco Instituto de Microelectrónica de Sevilla (IMSE-CNM-CSIC-US) AbstractThis paper

More information

Low Power Design of Successive Approximation Registers

Low Power Design of Successive Approximation Registers Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design

More information

STA1600LN x Element Image Area CCD Image Sensor

STA1600LN x Element Image Area CCD Image Sensor ST600LN 10560 x 10560 Element Image Area CCD Image Sensor FEATURES 10560 x 10560 Photosite Full Frame CCD Array 9 m x 9 m Pixel 95.04mm x 95.04mm Image Area 100% Fill Factor Readout Noise 2e- at 50kHz

More information

A 100V, 3 Phase Gate Driver with integrated digital PWM Generation and Current Sampling

A 100V, 3 Phase Gate Driver with integrated digital PWM Generation and Current Sampling A 100V, 3 Phase Gate Driver with integrated digital PWM Generation and Current Sampling Daryl Prince, Hong Xiao Agile Systems Inc. 575 Kumpf Drive, Waterloo ON Canada N2V 1K3 e-mail: DPrince@agile-systems.com

More information

functional block diagram (each section pin numbers apply to section 1)

functional block diagram (each section pin numbers apply to section 1) Sensor-Element Organization 00 Dots-Per-Inch (DPI) Sensor Pitch High Linearity and Low Noise for Gray-Scale Applications Output Referenced to Ground Low Image Lag... 0.% Typ Operation to MHz Single -V

More information

Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver

Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver 3.1 INTRODUCTION As last chapter description, we know that there is a nonlinearity relationship between luminance

More information

Module -18 Flip flops

Module -18 Flip flops 1 Module -18 Flip flops 1. Introduction 2. Comparison of latches and flip flops. 3. Clock the trigger signal 4. Flip flops 4.1. Level triggered flip flops SR, D and JK flip flops 4.2. Edge triggered flip

More information

DESIGN OF A 500MHZ, 4-BIT LOW POWER ADC FOR UWB APPLICATION

DESIGN OF A 500MHZ, 4-BIT LOW POWER ADC FOR UWB APPLICATION DESIGN OF A 500MHZ, 4-BIT LOW POWER ADC FOR UWB APPLICATION SANTOSH KUMAR PATNAIK 1, DR. SWAPNA BANERJEE 2 1,2 E & ECE Department, Indian Institute of Technology, Kharagpur, Kharagpur, India Abstract-This

More information

Case5:08-cv PSG Document Filed09/17/13 Page1 of 11 EXHIBIT

Case5:08-cv PSG Document Filed09/17/13 Page1 of 11 EXHIBIT Case5:08-cv-00877-PSG Document578-15 Filed09/17/13 Page1 of 11 EXHIBIT N ISSCC 2004 Case5:08-cv-00877-PSG / SESSION 26 / OPTICAL AND Document578-15 FAST I/O / 26.10 Filed09/17/13 Page2 of 11 26.10 A PVT

More information

ABSTRACT. Keywords: 0,18 micron, CMOS, APS, Sunsensor, Microned, TNO, TU-Delft, Radiation tolerant, Low noise. 1. IMAGERS FOR SPACE APPLICATIONS.

ABSTRACT. Keywords: 0,18 micron, CMOS, APS, Sunsensor, Microned, TNO, TU-Delft, Radiation tolerant, Low noise. 1. IMAGERS FOR SPACE APPLICATIONS. Active pixel sensors: the sensor of choice for future space applications Johan Leijtens(), Albert Theuwissen(), Padmakumar R. Rao(), Xinyang Wang(), Ning Xie() () TNO Science and Industry, Postbus, AD

More information

A High Definition Motion JPEG Encoder Based on Epuma Platform

A High Definition Motion JPEG Encoder Based on Epuma Platform Available online at www.sciencedirect.com Procedia Engineering 29 (2012) 2371 2375 2012 International Workshop on Information and Electronics Engineering (IWIEE) A High Definition Motion JPEG Encoder Based

More information

Fundamentals of CMOS Image Sensors

Fundamentals of CMOS Image Sensors CHAPTER 2 Fundamentals of CMOS Image Sensors Mixed-Signal IC Design for Image Sensor 2-1 Outline Photoelectric Effect Photodetectors CMOS Image Sensor(CIS) Array Architecture CIS Peripherals Design Considerations

More information

PX8000 Precision Power Scope with Features of High-accuracy Power Meter and Waveform Measuring Instrument

PX8000 Precision Power Scope with Features of High-accuracy Power Meter and Waveform Measuring Instrument PX8000 Precision Power Scope with Features of High-accuracy Power Meter and Waveform Measuring Instrument Osamu Itou *1 Satoru Suzuki *1 Hiroshi Yagyuu *2 Kazuo Kawasumi *1 Yokogawa developed the PX8000

More information

Optical Flow Estimation. Using High Frame Rate Sequences

Optical Flow Estimation. Using High Frame Rate Sequences Optical Flow Estimation Using High Frame Rate Sequences Suk Hwan Lim and Abbas El Gamal Programmable Digital Camera Project Department of Electrical Engineering, Stanford University, CA 94305, USA ICIP

More information

A NOVEL VISION SYSTEM-ON-CHIP FOR EMBEDDED IMAGE ACQUISITION AND PROCESSING

A NOVEL VISION SYSTEM-ON-CHIP FOR EMBEDDED IMAGE ACQUISITION AND PROCESSING A NOVEL VISION SYSTEM-ON-CHIP FOR EMBEDDED IMAGE ACQUISITION AND PROCESSING Neuartiges System-on-Chip für die eingebettete Bilderfassung und -verarbeitung Dr. Jens Döge, Head of Image Acquisition and Processing

More information

Low-Power Digital Image Sensor for Still Picture Image Acquisition

Low-Power Digital Image Sensor for Still Picture Image Acquisition Low-Power Digital Image Sensor for Still Picture Image Acquisition Steve Tanner a, Stefan Lauxtermann b, Martin Waeny b, Michel Willemin b, Nicolas Blanc b, Joachim Grupp c, Rudolf Dinger c, Elko Doering

More information

VGA CMOS Image Sensor BF3905CS

VGA CMOS Image Sensor BF3905CS VGA CMOS Image Sensor 1. General Description The BF3905 is a highly integrated VGA camera chip which includes CMOS image sensor (CIS), image signal processing function (ISP) and MIPI CSI-2(Camera Serial

More information

High-Speed Stochastic Circuits Using Synchronous Analog Pulses

High-Speed Stochastic Circuits Using Synchronous Analog Pulses High-Speed Stochastic Circuits Using Synchronous Analog Pulses M. Hassan Najafi and David J. Lilja najaf@umn.edu, lilja@umn.edu Department of Electrical and Computer Engineering, University of Minnesota,

More information

Putting It All Together: Computer Architecture and the Digital Camera

Putting It All Together: Computer Architecture and the Digital Camera 461 Putting It All Together: Computer Architecture and the Digital Camera This book covers many topics in circuit analysis and design, so it is only natural to wonder how they all fit together and how

More information

IRIS3 Visual Monitoring Camera on a chip

IRIS3 Visual Monitoring Camera on a chip IRIS3 Visual Monitoring Camera on a chip ESTEC contract 13716/99/NL/FM(SC) G.Meynants, J.Bogaerts, W.Ogiers FillFactory, Mechelen (B) T.Cronje, T.Torfs, C.Van Hoof IMEC, Leuven (B) Microelectronics Presentation

More information

A 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors

A 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors LETTER IEICE Electronics Express, Vol.14, No.2, 1 12 A 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors Tongxi Wang a), Min-Woong Seo

More information

RW1026 Dot Matrix 48x4 LCD Controller / Driver

RW1026 Dot Matrix 48x4 LCD Controller / Driver Features Operating voltage: 2.4V~5.5V Internal LCD Bias generation with voltage-follower buffer External resistor CR oscillator External 256k Hz frequency source input Selection of 1/2 or 1/3 bias, and

More information

Ultra-high resolution 14,400 pixel trilinear color image sensor

Ultra-high resolution 14,400 pixel trilinear color image sensor Ultra-high resolution 14,400 pixel trilinear color image sensor Thomas Carducci, Antonio Ciccarelli, Brent Kecskemety Microelectronics Technology Division Eastman Kodak Company, Rochester, New York 14650-2008

More information

IT FR R TDI CCD Image Sensor

IT FR R TDI CCD Image Sensor 4k x 4k CCD sensor 4150 User manual v1.0 dtd. August 31, 2015 IT FR 08192 00 R TDI CCD Image Sensor Description: With the IT FR 08192 00 R sensor ANDANTA GmbH builds on and expands its line of proprietary

More information

THE LAST decade has witnessed significant technological

THE LAST decade has witnessed significant technological 1 Arbitrated Time-to-First Spike CMOS Image Sensor With On-Chip Histogram Equalization Chen Shoushun, Student Member, IEEE, and Amine Bermak, Senior Member, IEEE Abstract This paper presents a time-to-first

More information

Silicon retina technology

Silicon retina technology Silicon retina technology Tobi Delbruck Inst. of Neuroinformatics, University of Zurich and ETH Zurich Sensors Group sensors.ini.uzh.ch Sponsors: Swiss National Science Foundation NCCR Robotics project,

More information

An 11 Bit Sub- Ranging SAR ADC with Input Signal Range of Twice Supply Voltage

An 11 Bit Sub- Ranging SAR ADC with Input Signal Range of Twice Supply Voltage D. Aksin, M.A. Al- Shyoukh, F. Maloberti: "An 11 Bit Sub-Ranging SAR ADC with Input Signal Range of Twice Supply Voltage"; IEEE International Symposium on Circuits and Systems, ISCAS 2007, New Orleans,

More information

A radiation tolerant, low-power cryogenic capable CCD readout system:

A radiation tolerant, low-power cryogenic capable CCD readout system: A radiation tolerant, low-power cryogenic capable CCD readout system: Enabling focal-plane mounted CCD read-out for ground or space applications with a pair of ASICs. Overview What do we want to read out

More information

Power and Area Efficient Column-Parallel ADC Architectures for CMOS Image Sensors

Power and Area Efficient Column-Parallel ADC Architectures for CMOS Image Sensors Power and Area Efficient Column-Parallel ADC Architectures for CMOS Image Sensors Martijn Snoeij 1,*, Albert Theuwissen 1,2, Johan Huijsing 1 and Kofi Makinwa 1 1 Delft University of Technology, The Netherlands

More information

To appear in IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, February 2002.

To appear in IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, February 2002. To appear in IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, February 2002. 3.5. A 1.3 GSample/s 10-tap Full-rate Variable-latency Self-timed FIR filter

More information

CMOS Digital Integrated Circuits Analysis and Design

CMOS Digital Integrated Circuits Analysis and Design CMOS Digital Integrated Circuits Analysis and Design Chapter 8 Sequential MOS Logic Circuits 1 Introduction Combinational logic circuit Lack the capability of storing any previous events Non-regenerative

More information

Digital Logic Circuits

Digital Logic Circuits Digital Logic Circuits Let s look at the essential features of digital logic circuits, which are at the heart of digital computers. Learning Objectives Understand the concepts of analog and digital signals

More information

A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping

A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.

More information

CCD1600A Full Frame CCD Image Sensor x Element Image Area

CCD1600A Full Frame CCD Image Sensor x Element Image Area - 1 - General Description CCD1600A Full Frame CCD Image Sensor 10560 x 10560 Element Image Area General Description The CCD1600 is a 10560 x 10560 image element solid state Charge Coupled Device (CCD)

More information

Chapter 4 Vertex. Qun Ouyang. Nov.10 th, 2017Beijing. CEPC detector CDR mini-review

Chapter 4 Vertex. Qun Ouyang. Nov.10 th, 2017Beijing. CEPC detector CDR mini-review Chapter 4 Vertex Qun Ouyang Nov.10 th, 2017Beijing Nov.10 h, 2017 CEPC detector CDR mini-review CEPC detector CDR mini-review Contents: 4 Vertex Detector 4.1 Performance Requirements and Detector Challenges

More information

A 3 Mpixel ROIC with 10 m Pixel Pitch and 120 Hz Frame Rate Digital Output

A 3 Mpixel ROIC with 10 m Pixel Pitch and 120 Hz Frame Rate Digital Output A 3 Mpixel ROIC with 10 m Pixel Pitch and 120 Hz Frame Rate Digital Output Elad Ilan, Niv Shiloah, Shimon Elkind, Roman Dobromislin, Willie Freiman, Alex Zviagintsev, Itzik Nevo, Oren Cohen, Fanny Khinich,

More information

VLSI Implementation of Impulse Noise Suppression in Images

VLSI Implementation of Impulse Noise Suppression in Images VLSI Implementation of Impulse Noise Suppression in Images T. Satyanarayana 1, A. Ravi Chandra 2 1 PG Student, VRS & YRN College of Engg. & Tech.(affiliated to JNTUK), Chirala 2 Assistant Professor, Department

More information

A Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication

A Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication A Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication Peggy B. McGee, Melinda Y. Agyekum, Moustafa M. Mohamed and Steven M. Nowick {pmcgee, melinda, mmohamed,

More information

VLSI DESIGN OF A HIGH-SPEED CMOS IMAGE SENSOR WITH IN-SITU 2D PROGRAMMABLE PROCESSING

VLSI DESIGN OF A HIGH-SPEED CMOS IMAGE SENSOR WITH IN-SITU 2D PROGRAMMABLE PROCESSING VLSI DESIGN OF A HIGH-SED CMOS IMAGE SENSOR WITH IN-SITU 2D PROGRAMMABLE PROCESSING J.Dubois, D.Ginhac and M.Paindavoine Laboratoire Le2i - UMR CNRS 5158, Universite de Bourgogne Aile des Sciences de l

More information

Low-power smart imagers for vision-enabled wireless sensor networks and a case study

Low-power smart imagers for vision-enabled wireless sensor networks and a case study Low-power smart imagers for vision-enabled wireless sensor networks and a case study J. Fernández-Berni, R. Carmona-Galán, Á. Rodríguez-Vázquez Institute of Microelectronics of Seville (IMSE-CNM), CSIC

More information

Implementation of a Current-to-voltage Converter with a Wide Dynamic Range

Implementation of a Current-to-voltage Converter with a Wide Dynamic Range Journal of the Korean Physical Society, Vol. 56, No. 3, March 2010, pp. 863 867 Implementation of a Current-to-voltage Converter with a Wide Dynamic Range Jae-Hyoun Park and Hyung-Do Yoon Korea Electronics

More information

X-ray Detectors: What are the Needs?

X-ray Detectors: What are the Needs? X-ray Detectors: What are the Needs? Sol M. Gruner Physics Dept. & Cornell High Energy Synchrotron Source (CHESS) Ithaca, NY 14853 smg26@cornell.edu 1 simplified view of the Evolution of Imaging Synchrotron

More information

Exercise questions for Machine vision

Exercise questions for Machine vision Exercise questions for Machine vision This is a collection of exercise questions. These questions are all examination alike which means that similar questions may appear at the written exam. I ve divided

More information

Image Recognition for PCB Soldering Platform Controlled by Embedded Microchip Based on Hopfield Neural Network

Image Recognition for PCB Soldering Platform Controlled by Embedded Microchip Based on Hopfield Neural Network 436 JOURNAL OF COMPUTERS, VOL. 5, NO. 9, SEPTEMBER Image Recognition for PCB Soldering Platform Controlled by Embedded Microchip Based on Hopfield Neural Network Chung-Chi Wu Department of Electrical Engineering,

More information

An Improved Bernsen Algorithm Approaches For License Plate Recognition

An Improved Bernsen Algorithm Approaches For License Plate Recognition IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) ISSN: 78-834, ISBN: 78-8735. Volume 3, Issue 4 (Sep-Oct. 01), PP 01-05 An Improved Bernsen Algorithm Approaches For License Plate Recognition

More information

NEUROMORPHIC vision sensors are biologically inspired

NEUROMORPHIC vision sensors are biologically inspired TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, VOL. XX, NO. X, MONTH 2018 1 O(N)-Space Spatiotemporal Filter for Reducing Noise in Neuromorphic Vision Sensors Alireza Khodamoradi, Member, IEEE, and Ryan

More information

Study of the ALICE Time of Flight Readout System - AFRO

Study of the ALICE Time of Flight Readout System - AFRO Study of the ALICE Time of Flight Readout System - AFRO Abstract The ALICE Time of Flight Detector system comprises about 176.000 channels and covers an area of more than 100 m 2. The timing resolution

More information

On-Chip Binary Image Processing with CMOS Image Sensors

On-Chip Binary Image Processing with CMOS Image Sensors On-Chip Binary Image Processing with CMOS Image Sensors Canaan S. Hong 1, Richard Hornsey 2 University of Waterloo, Waterloo, Ontario, Canada ABSTRACT In this paper, we demonstrate a CMOS active pixel

More information

Photons and solid state detection

Photons and solid state detection Photons and solid state detection Photons represent discrete packets ( quanta ) of optical energy Energy is hc/! (h: Planck s constant, c: speed of light,! : wavelength) For solid state detection, photons

More information

A CMOS Image Sensor with Ultra Wide Dynamic Range Floating-Point Pixel-Level ADC

A CMOS Image Sensor with Ultra Wide Dynamic Range Floating-Point Pixel-Level ADC A 640 512 CMOS Image Sensor with Ultra Wide Dynamic Range Floating-Point Pixel-Level ADC David X.D. Yang, Abbas El Gamal, Boyd Fowler, and Hui Tian Information Systems Laboratory Electrical Engineering

More information

VGA CMOS Image Sensor

VGA CMOS Image Sensor VGA CMOS Image Sensor BF3703 Datasheet 1. General Description The BF3703 is a highly integrated VGA camera chip which includes CMOS image sensor (CIS) and image signal processing function (ISP). It is

More information

CMOS Active Pixel Sensor Technology for High Performance Machine Vision Applications

CMOS Active Pixel Sensor Technology for High Performance Machine Vision Applications CMOS Active Pixel Sensor Technology for High Performance Machine Vision Applications Nicholas A. Doudoumopoulol Lauren Purcell 1, and Eric R. Fossum 2 1Photobit, LLC 2529 Foothill Blvd. Suite 104, La Crescenta,

More information

Data Acquisition System for the Angra Project

Data Acquisition System for the Angra Project Angra Neutrino Project AngraNote 012-2009 (Draft) Data Acquisition System for the Angra Project H. P. Lima Jr, A. F. Barbosa, R. G. Gama Centro Brasileiro de Pesquisas Físicas - CBPF L. F. G. Gonzalez

More information

Coherent Detection Gradient Descent Adaptive Control Chip

Coherent Detection Gradient Descent Adaptive Control Chip MEP Research Program Test Report Coherent Detection Gradient Descent Adaptive Control Chip Requested Fabrication Technology: IBM SiGe 5AM Design No: 73546 Fabrication ID: T57WAD Design Name: GDPLC Technology

More information

Digital Pulse-Frequency/Pulse-Amplitude Modulator for Improving Efficiency of SMPS Operating Under Light Loads

Digital Pulse-Frequency/Pulse-Amplitude Modulator for Improving Efficiency of SMPS Operating Under Light Loads 006 IEEE COMPEL Workshop, Rensselaer Polytechnic Institute, Troy, NY, USA, July 6-9, 006 Digital Pulse-Frequency/Pulse-Amplitude Modulator for Improving Efficiency of SMPS Operating Under Light Loads Nabeel

More information

SOFIST ver.2 for the ILC vertex detector

SOFIST ver.2 for the ILC vertex detector SOFIST ver.2 for the ILC vertex detector Proposal of SOI sensor for ILC: SOFIST SOI sensor for Fine measurement of Space and Time Miho Yamada (KEK) IHEP Mini Workshop at IHEP Beijing 2016/07/15 SOFIST ver.2

More information

A Parallel Analog CCD/CMOS Signal Processor

A Parallel Analog CCD/CMOS Signal Processor A Parallel Analog CCD/CMOS Signal Processor Charles F. Neugebauer Amnon Yariv Department of Applied Physics California Institute of Technology Pasadena, CA 91125 Abstract A CCO based signal processing

More information

Electronic Circuits EE359A

Electronic Circuits EE359A Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.

More information

A 120dB dynamic range image sensor with single readout using in pixel HDR

A 120dB dynamic range image sensor with single readout using in pixel HDR A 120dB dynamic range image sensor with single readout using in pixel HDR CMOS Image Sensors for High Performance Applications Workshop November 19, 2015 J. Caranana, P. Monsinjon, J. Michelot, C. Bouvier,

More information

TED TED. τfac τpt. A intensity. B intensity A facilitation voltage Vfac. A direction voltage Vright. A output current Iout. Vfac. Vright. Vleft.

TED TED. τfac τpt. A intensity. B intensity A facilitation voltage Vfac. A direction voltage Vright. A output current Iout. Vfac. Vright. Vleft. Real-Time Analog VLSI Sensors for 2-D Direction of Motion Rainer A. Deutschmann ;2, Charles M. Higgins 2 and Christof Koch 2 Technische Universitat, Munchen 2 California Institute of Technology Pasadena,

More information

product overview pco.edge family the most versatile scmos camera portfolio on the market pioneer in scmos image sensor technology

product overview pco.edge family the most versatile scmos camera portfolio on the market pioneer in scmos image sensor technology product overview family the most versatile scmos camera portfolio on the market pioneer in scmos image sensor technology scmos knowledge base scmos General Information PCO scmos cameras are a breakthrough

More information

A Readout ASIC for CZT Detectors

A Readout ASIC for CZT Detectors A Readout ASIC for CZT Detectors L.L.Jones a, P.Seller a, I.Lazarus b, P.Coleman-Smith b a STFC Rutherford Appleton Laboratory, Didcot, OX11 0QX, UK b STFC Daresbury Laboratory, Warrington WA4 4AD, UK

More information

How different FPGA firmware options enable digitizer platforms to address and facilitate multiple applications

How different FPGA firmware options enable digitizer platforms to address and facilitate multiple applications How different FPGA firmware options enable digitizer platforms to address and facilitate multiple applications 1 st of April 2019 Marc.Stackler@Teledyne.com March 19 1 Digitizer definition and application

More information

Fan in: The number of inputs of a logic gate can handle.

Fan in: The number of inputs of a logic gate can handle. Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model

More information

A pix 4-kfps 14-bit Digital-Pixel PbSe-CMOS Uncooled MWIR Imager

A pix 4-kfps 14-bit Digital-Pixel PbSe-CMOS Uncooled MWIR Imager IEEE International Symposium on Circuits & Systems ISCAS 2018 Florence, Italy May 27-30 1/26 A 128 128-pix 4-kfps 14-bit Digital-Pixel PbSe-CMOS Uncooled MWIR Imager R. Figueras 1, J.M. Margarit 1, G.

More information

Overview 256 channel Silicon Photomultiplier large area using matrix readout system The SensL Matrix detector () is the largest area, highest channel

Overview 256 channel Silicon Photomultiplier large area using matrix readout system The SensL Matrix detector () is the largest area, highest channel 技股份有限公司 wwwrteo 公司 wwwrteo.com Page 1 Overview 256 channel Silicon Photomultiplier large area using matrix readout system The SensL Matrix detector () is the largest area, highest channel count, Silicon

More information

A single-slope 80MS/s ADC using two-step time-to-digital conversion

A single-slope 80MS/s ADC using two-step time-to-digital conversion A single-slope 80MS/s ADC using two-step time-to-digital conversion The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published

More information

10mW CMOS Retina and Classifier for Handheld, 1000Images/s Optical Character Recognition System

10mW CMOS Retina and Classifier for Handheld, 1000Images/s Optical Character Recognition System TP 12.1 10mW CMOS Retina and Classifier for Handheld, 1000Images/s Optical Character Recognition System Peter Masa, Pascal Heim, Edo Franzi, Xavier Arreguit, Friedrich Heitger, Pierre Francois Ruedi, Pascal

More information

High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL

High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL E.Sangeetha 1 ASP and D.Tharaliga 2 Department of Electronics and Communication Engineering, Tagore College of Engineering and Technology,

More information

Front-End and Readout Electronics for Silicon Trackers at the ILC

Front-End and Readout Electronics for Silicon Trackers at the ILC 2005 International Linear Collider Workshop - Stanford, U.S.A. Front-End and Readout Electronics for Silicon Trackers at the ILC M. Dhellot, J-F. Genat, H. Lebbolo, T-H. Pham, and A. Savoy Navarro LPNHE

More information