EE382N-20 Computer Architecture Parallelism and Locality Lecture 1
|
|
|
- Pearl Snow
- 5 years ago
- Views:
Transcription
1 EE Computer Architecture Parallelism and Locality Lecture 1 Mattan Erez The University of Texas at Austin EE382-20: Lecture 1 (c) Mattan Erez
2 What is this class about? Computer architecture Principles in computer architecture Parallelism Locality Hierarchy EE382-20: Lecture 1 (c) Mattan Erez
3 What is this class about? Computer architecture Principles in computer architecture Parallelism Locality Hierarchy Advanced class computer architecture Problems Principles Solutions Get some original research started EE382-20: Lecture 1 (c) Mattan Erez
4 Outline (for today) Quick intro to computer architecture What is it What are the main challenges today What are parallelism, locality, and hierarchy Why are they principles How do they address the challenges Topics we ll cover in class Class procedures and expectations Other technicalities EE382-20: Lecture 1 (c) Mattan Erez
5 What is Architecture? Form follows function Louis Sullivan EE382-20: Lecture 1 (c) Mattan Erez
6 Computer Architects Match Hardware Technology with User Requirements EE382-20: Lecture 1 (c) Mattan Erez
7 Computer Architects Match Hardware Technology with User Requirements EE382-20: Lecture 1 (c) Mattan Erez
8 Computer Architects Match Hardware Technology with User Requirements EE382-20: Lecture 1 (c) Mattan Erez
9 Computer Architects Match Hardware Technology with User Requirements EE382-20: Lecture 1 (c) Mattan Erez
10 Computer Architects Match Hardware Technology with User Requirements EE382-20: Lecture 1 (c) Mattan Erez
11 Computer Architects Match Hardware Technology with User Requirements EE382-20: Lecture 1 (c) Mattan Erez
12 Computer Architects Match Hardware Technology with User Requirements EE382-20: Lecture 1 (c) Mattan Erez
13 Computer Architects Match Hardware Technology with User Requirements EE382-20: Lecture 1 (c) Mattan Erez
14 Computer Architects Match Hardware Technology with User Requirements compiler EE382-20: Lecture 1 (c) Mattan Erez
15 Computer Architects Match Hardware Technology with User Requirements compiler EE382-20: Lecture 1 (c) Mattan Erez
16 Five major Challenges for Computer Architects The number of people saying Moore s Law is dead doubles every 18 months
17 The Performance Challenge Wireless communications (3G, UWB, ) Higher data rates More complex air interfaces Workstations (Games, CAD) Supercomputers (Scientific simulations) Fidelity Time scales Higher resolution Realism Accuracy EE382-20: Lecture 1 (c) Mattan Erez
18 The (Power) Efficiency Challenge Embedded Mainstream CPUs Supercomputers Battery life and heat Commodity and volume Peak power Cooling Energy bill (10 MW) Price/performance EE382-20: Lecture 1 (c) Mattan Erez
19 The Practicality Challenge Verification? Place & Rout billions of devices? Manufacturability Existing software and tools EE382-20: Lecture 1 (c) Mattan Erez
20 The Programmability Challenge Programmability reduces cost, enables adaptation, and improves time-to-market Multiple modes Evolving standards Evolving features, differentiation Design/tooling costs EE382-20: Lecture 1 (c) Mattan Erez
21 The Reliability Challenge More devices Smaller devices Greater variability source n drain EE382-20: Lecture 1 (c) Mattan Erez
22 What can we do? Specialize more But still innovate on algorithms Compute less and store less Use better algorithms Proportionality: waste less Different applications and scenarios have different requirements Main ways to save: locality, parallelism, and hierarchy EE382-20: Lecture 1 (c) Mattan Erez
23 Overall Approach Application layer: numerical methods, DSLs Portability and tuning layer Portability and tuning layer: HW-aware Automatic abstractions for power, BW, performance abstractions transformations Architecture layer: mechanisms Physical component layer: power, bandwidth, performance EE382-20: Lecture 1 (c) Mattan Erez
24 But first To get an A, you will have to put in effort I will be less lenient than historical evidence suggests, especially w.r.t. final project Work will be open-ended You ll have to figure out what to do on your own You ll have to figure out how to do it You ll have to decide what is good enough for you Lab 1 is already out It will take time It s the easiest because most spelled out Work in groups Groups of 3 ideal and expected (see me for rare exceptions) Switch teams for the 3 labs plenty of great people here EE382-20: Lecture 1 (c) Mattan Erez
25 Outline (for today) Quick intro to computer architecture What is it What are the main challenges today What are parallelism, locality, and hierarchy Why are they principles How do they address the challenges Topics we ll cover in class Class procedures and expectations Other technicalities Rest of class was on the whiteboard EE382-20: Lecture 1 (c) Mattan Erez
Introduction to co-simulation. What is HW-SW co-simulation?
Introduction to co-simulation CPSC489-501 Hardware-Software Codesign of Embedded Systems Mahapatra-TexasA&M-Fall 00 1 What is HW-SW co-simulation? A basic definition: Manipulating simulated hardware with
Texas Instruments University Program Ayesha Mayhugh WW University Manager
Texas Instruments University Program Ayesha Mayhugh WW University Manager www.ti.com/university Future of Engineering depends on developing passion in students for hands on learning 2 Texas Instruments
Digital Systems Design
Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level
EE 332 Design Project
EE 332 Design Project Variable Gain Audio Amplifier TA: Pohan Yang Students in the team: George Jenkins Mohamed Logman Dale Jackson Ben Alsin Instructor s Comments: Lab Grade: Introduction The goal of
Publishing Your Research. Margaret Martonosi, Princeton Lydia Tapia, University of New Mexico
Publishing Your Research Margaret Martonosi, Princeton Lydia Tapia, University of New Mexico Margaret Martonosi Intro #1: The Technical Me Cornell BS EE 86 -> Stanford PhD, 1994 Princeton 1994-now: Assist.,
Lecture 1: Introduction to Digital System Design & Co-Design
Design & Co-design of Embedded Systems Lecture 1: Introduction to Digital System Design & Co-Design Computer Engineering Dept. Sharif University of Technology Winter-Spring 2008 Mehdi Modarressi Topics
Hardware-Software Co-Design Cosynthesis and Partitioning
Hardware-Software Co-Design Cosynthesis and Partitioning EE8205: Embedded Computer Systems http://www.ee.ryerson.ca/~courses/ee8205/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer
Datorstödd Elektronikkonstruktion
Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80
Development of a Laboratory Kit for Robotics Engineering Education
Development of a Laboratory Kit for Robotics Engineering Education Taskin Padir, William Michalson, Greg Fischer, Gary Pollice Worcester Polytechnic Institute Robotics Engineering Program tpadir@wpi.edu
Lecture 4&5 CMOS Circuits
Lecture 4&5 CMOS Circuits Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese566/ Worst-Case V OL 2 3 Outline Combinational Logic (Delay Analysis) Sequential Circuits
Hardware-Software Codesign. 0. Organization
Hardware-Software Codesign 0. Organization Lothar Thiele 0-1 Overview Introduction and motivation Course synopsis Administrativa 0-2 What is HW-SW Codesign?... integrated design of systems that consist
Electronic & Electrical Engineering. Introductions. Information for Stage 1 Students March Why Choose Electronic/Electrical?
& Introductions Information for Stage 1 Students March 2016 UCD School of and Scoil na hinnealtóireachta Leictrí agus Leictreonaí UCD Professor Tom Brazil Rebekah Murphy fourth year BE student, electronic
Embedded Systems. 9. Power and Energy. Lothar Thiele. Computer Engineering and Networks Laboratory
Embedded Systems 9. Power and Energy Lothar Thiele Computer Engineering and Networks Laboratory General Remarks 9 2 Power and Energy Consumption Statements that are true since a decade or longer: Power
Measuring and Evaluating Computer System Performance
Measuring and Evaluating Computer System Performance Performance Marches On... But what is performance? The bottom line: Performance Car Time to Bay Area Speed Passengers Throughput (pmph) Ferrari 3.1
Architecting Systems of the Future, page 1
Architecting Systems of the Future featuring Eric Werner interviewed by Suzanne Miller ---------------------------------------------------------------------------------------------Suzanne Miller: Welcome
Computer Aided Design of Electronics
Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems
Course Content. Course Content. Course Format. Low Power VLSI System Design Lecture 1: Introduction. Course focus
Course Content Low Power VLSI System Design Lecture 1: Introduction Prof. R. Iris Bahar E September 6, 2017 Course focus low power and thermal-aware design digital design, from devices to architecture
Parallel Computing 2020: Preparing for the Post-Moore Era. Marc Snir
Parallel Computing 2020: Preparing for the Post-Moore Era Marc Snir THE (CMOS) WORLD IS ENDING NEXT DECADE So says the International Technology Roadmap for Semiconductors (ITRS) 2 End of CMOS? IN THE LONG
Power of Realtime 3D-Rendering. Raja Koduri
Power of Realtime 3D-Rendering Raja Koduri 1 We ate our GPU cake - vuoi la botte piena e la moglie ubriaca And had more too! 16+ years of (sugar) high! In every GPU generation More performance and performance-per-watt
CSCI-564 Advanced Computer Architecture
CSCI-564 Advanced Computer Architecture Lecture 1: Introduction Bo Wu Colorado School of Mines Disclaimer: most of the slides in this course are adapted from four top-notch computer architecture researchers:
Model-Based Design for Sensor Systems
2009 The MathWorks, Inc. Model-Based Design for Sensor Systems Stephanie Kwan Applications Engineer Agenda Sensor Systems Overview System Level Design Challenges Components of Sensor Systems Sensor Characterization
Behavioral Modeling of Digital Pre-Distortion Amplifier Systems
Behavioral Modeling of Digital Pre-Distortion Amplifier Systems By Tim Reeves, and Mike Mulligan, The MathWorks, Inc. ABSTRACT - With time to market pressures in the wireless telecomm industry shortened
The Case for Recording IF Data for GNSS Signal Forensic Analysis Using a SDR
The Case for Recording IF Data for GNSS Signal Forensic Analysis Using a SDR Professor Gérard Lachapelle & Dr. Ali Broumandan PLAN Group, University of Calgary PLAN.geomatics.ucalgary.ca IGAW 2016-GNSS
Programmable Wireless Networking Overview
Programmable Wireless Networking Overview Dr. Joseph B. Evans Program Director Computer and Network Systems Computer & Information Science & Engineering National Science Foundation NSF Programmable Wireless
SE311: Design of Digital Systems Lecture 1: Introduction to Digital Systems
SE311: Design of Digital Systems Lecture 1: Introduction to Digital Systems Dr. Samir Al-Amer (Term 041) SE311_Lec1 (c) 2004 AL-AMER ١ Design of Digital Systems Grading policy Course Outlines Introduction
Energy autonomous wireless sensors: InterSync Project. FIMA Autumn Conference 2011, Nov 23 rd, 2011, Tampere Vesa Pentikäinen VTT
Energy autonomous wireless sensors: InterSync Project FIMA Autumn Conference 2011, Nov 23 rd, 2011, Tampere Vesa Pentikäinen VTT 2 Contents Introduction to the InterSync project, facts & figures Design
Bridge RF Design and Test Applications with NI SDR Platforms
Bridge RF Design and Test Applications with NI SDR Platforms Jason Strydom Application Engineer National Instruments - Midrand The National Instruments Vision To do for test and measurement what the spreadsheet
PhD PRELIMINARY WRITTEN EXAMINATION READING LIST
Updated 10/18/2007 PhD PRELIMINARY WRITTEN EXAMINATION READING LIST COMMUNICATIONS Textbook example: R. Ziemer and W. Tranter, "Principles of Communications", Wiley Typically covered in a course such as
Finite State Machines CS 64: Computer Organization and Design Logic Lecture #16
Finite State Machines CS 64: Computer Organization and Design Logic Lecture #16 Ziad Matni Dept. of Computer Science, UCSB Lecture Outline Review of Latches vs. FFs Finite State Machines Moore vs. Mealy
Some Areas for PLC Improvement
Some Areas for PLC Improvement Andrea M. Tonello EcoSys - Embedded Communication Systems Group University of Klagenfurt Klagenfurt, Austria email: andrea.tonello@aau.at web: http://nes.aau.at/tonello web:
CS 498. Sections VR3 & VR4
CS 498 Sections VR3 & VR4 Welcome to CS 498 - Virtual Reality Prof: Lawrence Angrave Office Location: 2217 Siebel Center Office Hours: Tues 11:30-12:30 Course Staff: Yike Wang, Rui An, Katie Mimnaugh,
EE359 Lecture 18 Outline
EE359 Lecture 18 Outline Announcements HW due Fri; last HW posted, due Friday 12/9 at 4 pm (no late HWs) MIMO decoder supplemental handout posted Lectures net week are Monday 12/5 12-1:20 (Thornton 102
EECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1
EECS150 - Digital Design Lecture 28 Course Wrap Up Dec. 5, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)
Intelligent and passive RFID tag for Identification and Sensing
Zürich University Of Applied Sciences Institute of Embedded Systems InES Intelligent and passive RFID tag for Identification and Sensing (Presented at Embedded World, Nürnberg, 3 rd March 2009) Dipl. Ing.
LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS
LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS Charlie Jenkins, (Altera Corporation San Jose, California, USA; chjenkin@altera.com) Paul Ekas, (Altera Corporation San Jose, California, USA; pekas@altera.com)
RSU-101E Specifica on
RSU-101E Specifica on V2X Roadside Communica on Unit, ETSI TC-ITS protocol stack Overview: RSU-101E is a V2X roadside communication unit designed to enable V2X on the existing traffic controller system.
Design Of Low-Power Wireless Communication System Based On MSP430 Introduction:
Design Of Low-Power Wireless Communication System Based On MSP430 Introduction: Low power wireless networks provide a new monitoring and control capability for civil and military applications in transportation,
The University of Texas at Austin Dept. of Electrical and Computer Engineering Midterm #2. Prof. Brian L. Evans
The University of Texas at Austin Dept. of Electrical and Computer Engineering Midterm #2 Prof. Brian L. Evans Date: May 2, 2014 Course: EE 445S Name: Last, First The exam is scheduled to last 50 minutes.
EE292: Fundamentals of ECE
EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 12 121004 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review More Diodes Lab Kits 3 Diode Voltage/Current Characteristics Forward
EE 331 Devices and Circuits I. Lecture 1 March 31, 2014
EE 331 Devices and Circuits I Lecture 1 March 31, 2014 Four Main Topics (Welcome to the Real World!) Physics of conduction in semiconductors (Chap 2) Solid state diodes physics, applications, and analysis
Lecture 33: Noise, SNR, MDS, Noise Power Density and NEP
Whites, EE 322 Lecture 33 Page 1 of 8 Lecture 33: Noise, SNR, MDS, Noise Power Density and NEP The performance of any receiver is limited by both the smallest and the largest signals it can receive. Dynamic
Access. your. Imagination
Access your Imagination This is your ACCESS ALL AREAS pass to a career in engineering Imagination is a global technology leader whose products touch the lives of billions of people across the globe. We
Modernised GNSS Receiver and Design Methodology
Modernised GNSS Receiver and Design Methodology March 12, 2007 Overview Motivation Design targets HW architecture Receiver ASIC Design methodology Design and simulation Real Time Emulation Software module
EE 382C EMBEDDED SOFTWARE SYSTEMS. Literature Survey Report. Characterization of Embedded Workloads. Ajay Joshi. March 30, 2004
EE 382C EMBEDDED SOFTWARE SYSTEMS Literature Survey Report Characterization of Embedded Workloads Ajay Joshi March 30, 2004 ABSTRACT Security applications are a class of emerging workloads that will play
UWB: A High-Speed Wireless PAN Technology
UWB: A High-Speed Wireless PAN Technology Fred Bhesania Program Manager fredbh @ microsoft.com Microsoft Corporation Brad Hosler Wireless USB Architect brad.w.hosler @ intel.com Intel Corporation Session
UWB (WPAN) Mohammad Abualreesh.
UWB (WPAN) Mohammad Abualreesh Mohammad.Abualreesh@hut.fi Outline UWB basics UWB for WPAN UWB basics What is UWB? UWB is a radio technology that modulates impulse based waveforms instead of continuous
Copyright 2003 The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Slides prepared by Walid A. Najjar & Brian J.
Introduction to Computing Systems from bits & gates to C & beyond Chapter 1 Welcome Aboard! This course is about: What computers consist of How computers work How they are organized internally What are
High Performance Computing for Engineers
High Performance Computing for Engineers David Thomas dt10@ic.ac.uk / https://github.com/m8pple Room 903 http://cas.ee.ic.ac.uk/people/dt10/teaching/2014/hpce HPCE / dt10/ 2015 / 0.1 High Performance Computing
Dynamic Sciences International, Inc. Detection with Direction
Dynamic Sciences International, Inc Detection with Direction CORPORATE OVERVIEW WHO WE ARE Dynamic Sciences International, Inc. (DSII) is a public corporation Serving customers worldwide since 1972. DSII
Administrative Issues
dministrative Issues Text book ($56.69 in mazon.com) Scanned problem set Email list Homework 1 announced, due 01/13/10 Quiz, 01/15/10 Graduate students meeting Relevant chapters in textbook? Technology
Introduction to Real-Time Systems
Introduction to Real-Time Systems Real-Time Systems, Lecture 1 Martina Maggio and Karl-Erik Årzén 16 January 2018 Lund University, Department of Automatic Control Content [Real-Time Control System: Chapter
Dynamics and Operations of an Orbiting Satellite Simulation. Requirements Specification 13 May 2009
Dynamics and Operations of an Orbiting Satellite Simulation Requirements Specification 13 May 2009 Christopher Douglas, Karl Nielsen, and Robert Still Sponsor / Faculty Advisor: Dr. Scott Trimboli ECE
Ps3 Computers Instruction Set Definition Reduced
Ps3 Computers Instruction Set Definition Reduced (Compare scalar processors, whose instructions operate on single data items.) microprocessor designs led to the vector supercomputer's demise in the later
Low-Power Multipliers with Data Wordlength Reduction
Low-Power Multipliers with Data Wordlength Reduction Kyungtae Han, Brian L. Evans, and Earl E. Swartzlander, Jr. Dept. of Electrical and Computer Engineering The University of Texas at Austin Austin, TX
Low Power Design in VLSI
Low Power Design in VLSI Evolution in Power Dissipation: Why worry about power? Heat Dissipation source : arpa-esto microprocessor power dissipation DEC 21164 Computers Defined by Watts not MIPS: µwatt
Linköping University. Reinventing research and education
Linköping University Reinventing research and education J Jacob Wikner Electronics Systems Department of Electrical Engineering Lecture 1, ANDA Course introduction, CMOS basics Analog design, second course
Testing the Energetic Consumption of Software: Why and How. By Paulo Jose Matos
Testing the Energetic Consumption of Software: Why and How By Paulo Jose Matos Me Agenda Voting Code #1297 Paulo Jose Estrela Vitoriano de Matos Test Manager Lisbon, Portugal Male 32 years Hi, I m here
Challenges in Transition
Challenges in Transition Keynote talk at International Workshop on Software Engineering Methods for Parallel and High Performance Applications (SEM4HPC 2016) 1 Kazuaki Ishizaki IBM Research Tokyo kiszk@acm.org
Embedded Systems Programming Instruction Using a Virtual Testbed
Embedded Systems Programming Instruction Using a Virtual Testbed Gerald Baumgartner Dept. of Computer and Information Science gb@cis.ohio-state.edu Ali Keyhani Dept. of Electrical Engineering Keyhani.1@osu.edu
Lecture 23 Encounter in Depth and Conclusion
Lecture 23 Encounter in Depth and Conclusion Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese461/ Some Final Administrative Stuff 2 Class Project Presentation
Total Hours Registration through Website or for further details please visit (Refer Upcoming Events Section)
Total Hours 110-150 Registration Q R Code Registration through Website or for further details please visit http://www.rknec.edu/ (Refer Upcoming Events Section) Module 1: Basics of Microprocessor & Microcontroller
A Case for Opportunistic Embedded Sensing In Presence of Hardware Power Variability
A Case for Opportunistic Embedded Sensing In Presence of Hardware Power Variability L. Wanner, C. Apte, R. Balani, Puneet Gupta, and Mani Srivastava University of California, Los Angeles puneet@ee.ucla.edu
Low-Power Communications and Neural Spike Sorting
CASPER Workshop 2010 Low-Power Communications and Neural Spike Sorting CASPER Tools in Front-to-Back DSP ASIC Development Henry Chen henryic@ee.ucla.edu August, 2010 Introduction Parallel Data Architectures
Millimeter-wave wireless R&D status in Panasonic and future research
Millimeter-wave wireless R&D status in Panasonic and future research 4th Japan-EU Symposium 19 th January, 2012 Michiaki MATSUO Kazuaki TAKAHASHI Panasonic corporation Outline Panasonic s R&D activities
Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow
Project Overview Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow Mar-2017 Presentation outline Project key facts Motivation Project objectives Project
Validation of Frequency- and Time-domain Fidelity of an Ultra-low Latency Hardware-in-the-Loop (HIL) Emulator
Validation of Frequency- and Time-domain Fidelity of an Ultra-low Latency Hardware-in-the-Loop (HIL) Emulator Elaina Chai, Ivan Celanovic Institute for Soldier Nanotechnologies Massachusetts Institute
Lecture 1, Introduction and Background
EE 338L CMOS Analog Integrated Circuit Design Lecture 1, Introduction and Background With the advances of VLSI (very large scale integration) technology, digital signal processing is proliferating and
Keysight Technologies Virtual Flight Testing of Radar System Performance Using SystemVue and STK
Keysight Technologies Virtual Flight Testing of Radar System Performance Using SystemVue and STK White Paper Abstract Keysight SystemVue (electronic system simulation) and AGI STK (inertial and environmental
Lecture Perspectives. Administrivia
Lecture 29-30 Perspectives Administrivia Final on Friday May 18 12:30-3:30 pm» Location: 251 Hearst Gym Topics all what was covered in class. Review Session Time and Location TBA Lab and hw scores to be
Performance Metrics. Computer Architecture. Outline. Objectives. Basic Performance Metrics. Basic Performance Metrics
Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com Performance Metrics http://www.yildiz.edu.tr/~naydin 1 2 Objectives How can we meaningfully measure and compare
OBJECTIVES. Understand the basic of Wi-MAX standards Know the features, applications and advantages of WiMAX
OBJECTIVES Understand the basic of Wi-MAX standards Know the features, applications and advantages of WiMAX INTRODUCTION WIMAX the Worldwide Interoperability for Microwave Access, is a telecommunications
Outline Simulators and such. What defines a simulator? What about emulation?
Outline Simulators and such Mats Brorsson & Mladen Nikitovic ICT Dept of Electronic, Computer and Software Systems (ECS) What defines a simulator? Why are simulators needed? Classifications Case studies
EE241 - Spring 2013 Advanced Digital Integrated Circuits. Announcements. Lecture 16: Power and Performance
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 16: Power and Performance Announcements Homework 3 due on Monday Quiz #3 on Monday Makeup lecture on Friday, 3pm, in 540AB 2 1 Outline Last
11. Audio Amp. LM386 Low Power Amplifier:
EECE208 INTRO TO EE LAB Dr. Charles Kim 11. Audio Amp Objectives: The main purpose of this laboratory exercise is to design an audio amplifier based on the LM386 Low Voltage Audio Power Amplifier chip
Hello, and welcome to the Texas Instruments Precision overview of AC specifications for Precision DACs. In this presentation we will briefly cover
Hello, and welcome to the Texas Instruments Precision overview of AC specifications for Precision DACs. In this presentation we will briefly cover the three most important AC specifications of DACs: settling
Cooperative navigation (part II)
Cooperative navigation (part II) An example using foot-mounted INS and UWB-transceivers Jouni Rantakokko Aim Increased accuracy during long-term operations in GNSS-challenged environments for - First responders
Introduction. Reading: Chapter 1. Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi.
Introduction Reading: Chapter 1 Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Why study logic design? Obvious reasons
4.510 Digital Design Fabrication Fall 2008
MIT OpenCourseWare http://ocw.mit.edu 4.510 Digital Fall 2008 For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms. Assignment 2 Sept 15, 2008 Design and Fabrication
EECS 473. Review etc.
EECS 473 Review etc. Nice job folks Projects went well. Last groups demoed on Sunday. Due date issues Assignment 2 and the Final Report are both due today. There was some communication issues with due
Instructor: Aaron T. Ohta Office Hours: Mon 3:30 to 4:30 pm
EE 323 Microelectronic Circuits I Lecture: MWF 2:30 to 3:20 pm, POST 127 Labs: Section 1 Tue 9:00 to 11:50 am, Holmes 358 Section 2 Thur 9:00 to 11:50 am, Holmes 358 Section 3 Tue 1:30 to 4:20 pm, Holmes
Proseminar Roboter und Aktivmedien. Outline of today s lecture. Acknowledgments. Educational robots achievements and challenging
Proseminar Roboter und Aktivmedien Educational robots achievements and challenging Lecturer Lecturer Houxiang Houxiang Zhang Zhang TAMS, TAMS, Department Department of of Informatics Informatics University
Lecture 30. Perspectives. Digital Integrated Circuits Perspectives
Lecture 30 Perspectives Administrivia Final on Friday December 15 8 am Location: 251 Hearst Gym Topics all what was covered in class. Precise reading information will be posted on the web-site Review Session
Lecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques.
Introduction EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Techniques Cristian Grecu grecuc@ece.ubc.ca Course web site: http://courses.ece.ubc.ca/353/ What have you learned so far?
A BRIEF REVIEW ON MECHATRONICS RESEARCH AND OPPORTUNITIES
A BRIEF REVIEW ON MECHATRONICS RESEARCH AND OPPORTUNITIES Dinesh Kumar 1, Sanjay Kumar Mirania 2, Shailendra Kumar Bohidar 3 1,2 Lecturer, Electronics and Tele.Comm. Kirodimal Institute of Technology,
PULSE. Pulse Generators. Time to Reinvent. Active Technologies
PULSE 70 ps Edge Time 5 V pk-pk Output Voltage Range Min Pulse Width less than 300 ps Dual and Quad Channels Systems SimpleRider touch User Interface Time to Reinvent Pulse Generators The Pulse Rider Series
Lecture 1. Tinoosh Mohsenin
Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/
High Performance Cognitive Radio Platform with Integrated Physical & Network Layer Capabilities
High Performance Cognitive Radio Platform with Integrated Physical & Network Layer Capabilities Bryan Ackland, Ivan Seskar WINLAB, Rutgers University bda@winlab.rutgers.edu seskar@winlab.rutgers.edu www.winlab.rutgers.edu
EE482: Digital Signal Processing Applications
Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu EE482: Digital Signal Processing Applications Spring 2014 TTh 14:30-15:45 CBC C222 Lecture 01 Introduction 14/01/21 http://www.ee.unlv.edu/~b1morris/ee482/
From Antenna to Bits:
From Antenna to Bits: Wireless System Design with MATLAB and Simulink Cynthia Cudicini Application Engineering Manager MathWorks cynthia.cudicini@mathworks.fr 1 Innovations in the World of Wireless Everything
A key parameters based vision
A key parameters based vision of trends in Wireless systems Alain Sibille Telecom ParisTech Outline What do we speak about? Tradeoff between key parameters Technology progress From low-end to high-end
Electrical Engineering 40 Introduction to Microelectronic Circuits
Electrical Engineering 40 Introduction to Microelectronic Circuits Instructor: Prof. Andy Neureuther EECS Department University of California, Berkeley Lecture 1, Slide 1 Introduction Instructor: Prof.
AN4392 Application note
Application note Using the BlueNRG family transceivers under ARIB STD-T66 in the 2400 2483.5 MHz band Introduction BlueNRG family devices are very low power Bluetooth low energy (BLE) devices compliant
EE 434 ASIC & Digital Systems
EE 434 ASIC & Digital Systems Dae Hyun Kim EECS Washington State University Spring 2017 Course Website http://eecs.wsu.edu/~ee434 Themes Study how to design, analyze, and test a complex applicationspecific
Harnessing the Power of AI: An Easy Start with Lattice s sensai
Harnessing the Power of AI: An Easy Start with Lattice s sensai A Lattice Semiconductor White Paper. January 2019 Artificial intelligence, or AI, is everywhere. It s a revolutionary technology that is
deepening of the professional skills
Transporta un sakaru institūts New specialization in electronics - deepening of the professional skills Explore the world of opportunities! The disadvantage of existing Master s study programs Proposal
Lecture 9: Smith Chart/ S-Parameters
Lecture 9: Smith Chart/ S-Parameters Amin Arbabian Jan M. Rabaey EE142 Fall 2010 Sept. 23 rd, 2010 University of California, Berkeley Announcements HW3 was due at 3:40pm today You have up to tomorrow 3:30pm
DESIGN CONSIDERATIONS FOR SIZE, WEIGHT, AND POWER (SWAP) CONSTRAINED RADIOS
DESIGN CONSIDERATIONS FOR SIZE, WEIGHT, AND POWER (SWAP) CONSTRAINED RADIOS Presented at the 2006 Software Defined Radio Technical Conference and Product Exposition November 14, 2006 ABSTRACT For battery
Subcarrier Index Coordinate Expression (SICE): An Ultra-low-power OFDM-Compatible Wireless Communications Scheme Tailored for Internet of Things
Subcarrier Index Coordinate Expression (SICE): An Ultra-low-power OFDM-Compatible Wireless Communications Scheme Tailored for Internet of Things Ping-Heng Kuo 1,2 H.T. Kung 1 1 Harvard University, USA
WiMAX Basestation: Software Reuse Using a Resource Pool. Arnon Friedmann SW Product Manager
WiMAX Basestation: Software Reuse Using a Resource Pool Cory Modlin Wireless Systems Architect cmodlin@ti.com L. N. Reddy Wireless Software Manager lnreddy@tataelxsi.co.in Arnon Friedmann SW Product Manager
A Case Study of Nanoscale FPGA Programmable Switches with Low Power
A Case Study of Nanoscale FPGA Programmable Switches with Low Power V.Elamaran 1, Har Narayan Upadhyay 2 1 Assistant Professor, Department of ECE, School of EEE SASTRA University, Tamilnadu - 613401, India