Photo-Electronic Crossbar Switching Network for Multiprocessor Systems
|
|
- Brianne Gaines
- 5 years ago
- Views:
Transcription
1 Photo-Electronic Crossbar Switching Network for Multiprocessor Systems Atsushi Iwata, 1 Takeshi Doi, 1 Makoto Nagata, 1 Shin Yokoyama 2 and Masataka Hirose 1,2 1 Department of Physical Electronics Engineering 2 Research Center for Nano-Devices and Systems Hiroshima University Higashi-Hiroshima, 739 JAPAN INTRODUCTION Rapid progress in VLSI technologies has made it possible to implement a gigantic logic system with around 10 7 transistors on a single chip. For example, the multiprocessor system for multimedia applications was integrated on a single CMOS chip. 1 In the system, data channels which are indispensable to communicate between processors and shared memories, was realized by crossbar switch as shown in Fig.1. The crossbar switch has a capability to simultaneously exchange multiple data through arbitrary paths. If we design an electronic crossbar switch which operates at over 500 Mb/s, it consumes extraordinarily high power and large chip area, because it requires transmission lines and drivers. Thus on-chip interconnects become a severe limit in the operation speed and the scale of integration. To overcome the limitation, optical interconnections have been proposed for on-chip wiring as well as printed circuits boards and modules. 2, 3 Considering the features of photonics and electronics, we reached to the basic design concept. Photonics should be applied to data communications, and the other processings such as arithmetic, storage and control should be implemented by electronics. 3 In this paper, we propose the hybrid implementation of crossbar switch which consists of optical channels and electronic switches, and demonstrate its potential utilizing multi chip module(mcm) technologies. This MCM implementation is just a milestone for our final target of ultra-scale opto-electronic IC (U-OEIC) which integrate optical interconnections on a Si ULSI chip. Proc. #0 RAM #0 Proc. #1 Proc. #2 Proc. #3 Crossbar Switch RAM #1 RAM #2 RAM #3 Fig. 1 Multiprocessor System using Crossbar Switch
2 ARCHITECTURE AND DESIGN FOR CROSSBAR SWITCH We consider two architectures for photo-electronic hybrid implementation of crossbar switches. One is the transmit side switching:tss (Fig. 2 (a)), and the other is the receive side switching:rss (Fig.2 (b)). In the former, among the laser diodes ('s) which are connected to one transmit port, one or several 's are selected by the destination address. The active 's transmit optical data through the waveguides which are connected to the photo detector (PD) of the specified receiving ports. In the latter, optical data are distributed to all connected PD's through the branched waveguide, and they are selectively received at the PD's which are enabled by the destination address. The former requires n 2 's and n PD's, and the latter requires n 2 PD's and n 's where n is the number of ports. In the present state of arts, a fabrication cost of may be higher than that of PD, but progress in GaAs on Silicon technologies will resolve the cost problem. Transmission efficiency of optical energy is most important for performance of a bit rate and power dissipation. the efficiencies of waveguides and optical components were simulated by electro-magnetic field analysis based on the Finite Differential Time Domain (FD-TD) method. 4 The corner bend and branch using the double reflection mirrors (DRM) were proposed and its high efficiency was demonstrated by using the Si waveguide technique. 6,7 DRM technique is applicable to many types of optical components. Two types of waveguides including corners, branches and combiners which correspond to TSS and RSS crossbar switches are designed and analyzed. Simulated losses of the branched waveguide using DRM are 0.22 db as shown in Fig. 3, and examples of density plots of electric field distributions are also shown in the figure. In the right-angled cross, leakage power to the crossing waveguide is less than 30 db. These analysis results coincide with the measured results within about 20%. Total optical energy transmission efficiencies (Receiving power / Transmitting power) of TSS and RSS are estimated as shown in Fig. 4. In the figure, the horizontal axis is the number of ports where each port is assembled with a 1-cm spacing. The loss of straight waveguide is assumed to be db/cm. In order to couple waveguides to or PD, grating couplers or mirrors are required. The coupling loss of these couplers are expected to as low as about 4 db. TSS has high efficiency of 10% in an 8-port switch. In this case, the losses of the couplers dominates. On the other hand, the efficiency of RSS is as low as 1% in an 8-port switch, because optical power is divided into each branch, and power dispersion occurs at each branch. Therefore we adopt TSS scheme to the crossbar. DeMux Driver Wire Waveguid PD Amplifier Mux Port 0 Port 1 Port 2 Port 3 TX RX Port 0 Port 1 Port 2 Port 3 Address & Data Data Address & Data (a) Transmit Side Switching Scheme (b) Receive Side Switching Scheme Fig. 2 Photo-Electonic Crossbar Switch Architectures
3 (0.05dB) (0.36dB) (<0.1dB) (>30dB) Right-angled C Transmit Side Switching Corner Be Branch (0.22dB) (0.22dB) Receive Side Switching (0.22dB) (0.36dB) Fig. 3 Waveguide layout Design and Field Distributions Simulated by FD-TD Analysis Optical Power Efficiency Receive side Switching Scheme Transmit side Switching Scheme Grating Coupler Loss = 4dB Waveguide Loss = 0.3dB/cm = 0.6dB/cm Waveguide Loss = 0.3dB/cm = 0.6dB/cm Number of Ports Fig. 4 Transmission Efficiency of Photo-Electronic Crossbar Switches DEVICES AND CIRCUITS LIGHT SOURCE: Vertical Cavity Surface Emitting Lasers (VCSEL's) have been vigorously developed to reduce a size and a threshold current. An 8 x 8 VCSEL array with a 1 mw optical output and a 3-GHz cutoff frequency was developed for optical interconnections. 7 PHOTO DETECTOR: A PN junction photo detector fabricated by a standard CMOS process is applicable to short wave length (< 1 µm) optical interconnections. Shrinking a design rule of CMOS devices, however, O-E conversion efficiency degrade because junction depth also decrease. To reduce stray capacitance, we have to reduce a PD size. But there is a lower limit to obtain a sufficient alignment margin between PD's and waveguides. Therefore, instead of PN-PD, a PIN photo detector is effective for attaining both high efficiency and high speed. We have studied an integration technology of PIN PD to CMOS devices. WAVEGUIDE: Many kinds of structures and fabrication technologies of waveguides were developed. For the final target of U-OEIC, we have studied the optical waveguide implemented on a Si wafer with LSI fabrication technologies. The Si waveguide is constructed with Si 3 N 4 core, SiO 2 clad and Aluminum cover layer. 5
4 AMPLIFIER: A wide-band and low-power amplifiers are required for receiver. Bandwidth of the receiver is limited by the time constant determined by stray capacitance in the PD and the amplifier input, and resistance for I-V conversion. In order to reduce the stray capacitance, a PD must be integrated on the amplifier chip. We have designed a CMOS amplifier using a 0.25-µm CMOS devices. It consists of a cascade connection of three inverter stages and a bias circuit as shown in Fig. 5(a). Responses of the output voltage and supply current simulated by SPICE are shown in Fig. 5(b). These show that the simple amplifier can detect a 1-Gb/s optical signal which provide a photo current of 50 µa. The delay time is 0.3 ns and the power dissipation is as low as 700 µw at a supply voltage of 2 V. DRIVER: driver array chips which can be assembled in the neighborhood of VCSEL array are necessary. A power efficient constant current driver with an automatic power control circuit will be developed by deep sub-µm CMOS devices. These device technologies will make it possible to integrate 1-Gb/s optical interconnections on a Si chip. EXPERIMENTAL RESULTS To demonstrate the potential of the proposed crossbar switch, transmission characteristics are measured using the existing devices. We use a VCSEL chip, a CMOS amplifier chip with a PIN PD, and an optical fiber. Figure 6 shows wave forms of modulated optical power measured at the end of the fiber, and output voltages of the amplifier. The bit rate of the experimental setup is limited to 100 MHz which is the bandwidth of the CMOS amplifier. Output voltage deviation due to transmit data patterns is observed. It seems to come from instability of optical power an and amplifier bias point. Nevertheless, the results show that a transmission of 100- Mb/s NRZ data is attained at an optical power input of 60 µw. Input 1st 2nd 3rd 4V Bit rate = 100Mb/s Driver Voltage Voltage (V) Supply Current (µa) Bias Circuit Output (a) Circuit Schmatic of Amplifier 3rd 1st Input 2nd 1st Stage 2nd+3rd Time (ns) (b) Input and Output Voltages and Supply Currents Fig. 5 CMOS Receiver Amplifier 3V 80µW 60µW 40µW 20µW 0µW Optical Power 4V 3V 1.55V 1.50V 1.45V 1.40V 1.35V 2ns/div Driver Voltage Amplifier Output 5ns/div Fig.6 Measured Responses of VCSEL Outputs and Amplifier Outputs
5 EXPECTED PERFORMANCES BIT RATE The maximum bit rate which maintains a sufficiently low error rate is calculated as a function of an SNR (receiving optical power / total noise power). Figure 7 shows relations between bit rate and receiving optical power. The total noise is a statistical mean of thermal noise of the resistor, shot noise of PD, and noise of MOS amplifier. In a current range of µa resistor thermal noise dominates. From the figure, we can expect that a 1-Gb/s bit rate is achieved at 50-µW receiving optical power. Assuming the total efficiency of optical channels is larger than 5%, 1-mW optical power is sufficient for 1 Gb/s. Another limit of bit rate which comes from CMOS amplifier bandwidth is estimated to be 3 Gb/s by circuit simulation. Bit Rate (bit/sec) PD Efficiency =1 ER = ER = PD Efficiency =0.5 (CMOS Amp. Limit) Receiving Optical Power (W) Fig. 7 Bit Rate vs. Receiving Power ER = ER = POWER DISSIPATION Because threshold current of existing 's is as high as 1 ma, its power efficiency is as low as about 10%. In the future, micro VCSEL's with a low threshold current of several µa, and a low loss waveguide coupler will be developed. As for amplifiers, a 1Gb/s operation will be available with 700-µW dissipation power as shown in Fig. 5. Therefore, optical channels with a bit rate of 1 Gb/s will be realized with less than 2-mW power dissipation. Let's compare the dissipation power with that of an electronic crossbar. To realize 1- Gb/s bit rate, high speed interface circuits with 50-Ω line driving and a low voltage swing are required. Since existing single-ended high speed interface circuits such as GTL or CTL can not reach to the bit rate, we have to use a differential CML circuits. It requires a pair of transmission lines, and consumes large power dissipation of exceed 20 mw. Thus the estimated performance of bit rate and power dissipation of the proposed photoelectronic crossbar is considerably improved comparing with the electronic one. MCM STRUCTURE The MCM is composed of the main substrate made from metals or ceramics and the optical plate made from Si or Quartz as shown Fig. 8. Processor chips, memory chips, driver chips, VCSEL chips, and PD Amplifier chips are assembled on the main substrate utilizing existing technologies. The waveguides and grating couplers are fabricated on the optical plate. How to align and assemble both substrate is an important subject. The alignment margin can be relaxed by optimizing the size and the layout of 's, PD's and couplers. Since around 100-µm margin is expected to obtained, a special alignment technique and an expensive equipment are not required. The optical plate can be mechanically assembled on the main substrate after alignment.
6 CONCLUSION Photo-electronic hybrid crossbar switching network for data communications between processors and shared memories is proposed. Switching is performed by electronics and data transfer is performed by photonics. The transmit side switching scheme is proposed for high transmission efficiency of optical channels. The experimental and estimation results show that the photo-electronic crossbar works at a bit rate of 1Gb/s and with less than 2 mw total dissipation power. Acknowledgement The authors would like to thank Dr. I. Hayashi and the members of U-OEIC Research Group. REFERENCES 1 K. Guttag, R. J. Gove, and J. R. Van Aken, A Single-Chip Multiprocessor for Multimedia: The MVP, IEEE Computer Graphics & App., 12:53 (1992). 2 J. W. Goodman, F. I. Leonberger, S. Y. Kung and R. A. Athale, Optical Interconnection for VLSI System, Proc. IEEE., 72:850 (1984). 3. A. Iwata and I. Hayashi, Optical Interconnections as a New LSI Technology, IEICE Trans. Electron., E76-C: 90 (1993). 4. T. Shibata, and H. Kimura, Computer-Aided Engineering for Microwave and Millimeter-Wave Circuits using FD-TD Technique of Field Simulations, Int.. J. Microwave and MM-wave Comp.-Aided Eng.,3:238 (1993). 5. T. Namba, A. Uehara, T. Doi, T. Nagata, Y. Kuoda, S. Miyazaki, K. Shibahara, S. Yokoyama,A. Iwata and M. Hirose, High-Efficiency Micromirrors and Branched Optical Waveguides on Si Chips, Jpn. J. Appl. Phys., 35, I, 2B:1405 (1996). 6. T. Doi, T. Namba, A. Uehara, M. Nagata, S. Miyazaki, K. Shibahara, S. Yokoyama, A. Iwata, T. Ae and M. Hirose, Optically Interconnected Kohonen Net for Pattern Recognition, Jpn. J. Appl. Phys., 35, I, 2B:1405 (1996). 7. H. Kosaka et al., LEOS '94,1:259 (1994). Driver PD&Amp Processor Chips Waveguides Array Memory Chips Main Substrate Processor and Memory Chip Optical Plate Array PD & Amp Main Substrate Fig. 8. Structure of MCM
7
8
Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI
Lecture: Integration of silicon photonics with electronics Prepared by Jean-Marc FEDELI CEA-LETI Context The goal is to give optical functionalities to electronics integrated circuit (EIC) The objectives
More information10 Gb/s Radiation-Hard VCSEL Array Driver
10 Gb/s Radiation-Hard VCSEL Array Driver K.K. Gan 1, H.P. Kagan, R.D. Kass, J.R. Moore, D.S. Smith Department of Physics The Ohio State University Columbus, OH 43210, USA E-mail: gan@mps.ohio-state.edu
More informationCourse Outcome of M.Tech (VLSI Design)
Course Outcome of M.Tech (VLSI Design) PVL108: Device Physics and Technology The students are able to: 1. Understand the basic physics of semiconductor devices and the basics theory of PN junction. 2.
More informationIntegration of Optoelectronic and RF Devices for Applications in Optical Interconnect and Wireless Communication
Integration of Optoelectronic and RF Devices for Applications in Optical Interconnect and Wireless Communication Zhaoran (Rena) Huang Assistant Professor Department of Electrical, Computer and System Engineering
More informationLow-power 2.5 Gbps VCSEL driver in 0.5 µm CMOS technology
Low-power 2.5 Gbps VCSEL driver in 0.5 µm CMOS technology Bindu Madhavan and A. F. J. Levi Department of Electrical Engineering University of Southern California Los Angeles, California 90089-1111 Indexing
More informationNEXT GENERATION SILICON PHOTONICS FOR COMPUTING AND COMMUNICATION PHILIPPE ABSIL
NEXT GENERATION SILICON PHOTONICS FOR COMPUTING AND COMMUNICATION PHILIPPE ABSIL OUTLINE Introduction Platform Overview Device Library Overview What s Next? Conclusion OUTLINE Introduction Platform Overview
More informationOptical Bus for Intra and Inter-chip Optical Interconnects
Optical Bus for Intra and Inter-chip Optical Interconnects Xiaolong Wang Omega Optics Inc., Austin, TX Ray T. Chen University of Texas at Austin, Austin, TX Outline Perspective of Optical Backplane Bus
More informationFigure Responsivity (A/W) Figure E E-09.
OSI Optoelectronics, is a leading manufacturer of fiber optic components for communication systems. The products offer range for Silicon, GaAs and InGaAs to full turnkey solutions. Photodiodes are semiconductor
More informationAn Example Design using the Analog Photonics Component Library. 3/21/2017 Benjamin Moss
An Example Design using the Analog Photonics Component Library 3/21/2017 Benjamin Moss Component Library Elements Passive Library Elements: Component Current specs 1 Edge Couplers (Si)
More informationDevelopment of 14 Gbit/s Uncooled TOSA with Wide Operating Temperature Range
INFORMATION & COMMUNICATIONS Development of 14 Gbit/s Uncooled TOSA with Wide Operating Temperature Range Shunsuke SATO*, Hayato FUJITA*, Keiji TANAKA, Akihiro MOTO, Masaaki ONO and Tomoya SAEKI The authors
More informationA Fully Integrated 20 Gb/s Optoelectronic Transceiver Implemented in a Standard
A Fully Integrated 20 Gb/s Optoelectronic Transceiver Implemented in a Standard 0.13 µm CMOS SOI Technology School of Electrical and Electronic Engineering Yonsei University 이슬아 1. Introduction 2. Architecture
More informationOPTICAL LINK OF THE ATLAS PIXEL DETECTOR
OPTICAL LINK OF THE ATLAS PIXEL DETECTOR K.K. Gan, W. Fernando, P.D. Jackson, M. Johnson, H. Kagan, A. Rahimi, R. Kass, S. Smith Department of Physics, The Ohio State University, Columbus, OH 43210, USA
More informationFigure Figure E E-09. Dark Current (A) 1.
OSI Optoelectronics, is a leading manufacturer of fiber optic components for communication systems. The products offer range for Silicon, GaAs and InGaAs to full turnkey solutions. Photodiodes are semiconductor
More informationSilicon Photonics Technology Platform To Advance The Development Of Optical Interconnects
Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects By Mieke Van Bavel, science editor, imec, Belgium; Joris Van Campenhout, imec, Belgium; Wim Bogaerts, imec s associated
More information160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects
160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects Fuad Doany, Clint Schow, Jeff Kash C. Baks, D. Kuchta, L. Schares, & R. John IBM T. J. Watson Research Center doany@us.ibm.com
More informationSi Photonics Technology Platform for High Speed Optical Interconnect. Peter De Dobbelaere 9/17/2012
Si Photonics Technology Platform for High Speed Optical Interconnect Peter De Dobbelaere 9/17/2012 ECOC 2012 - Luxtera Proprietary www.luxtera.com Overview Luxtera: Introduction Silicon Photonics: Introduction
More informationISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.4
ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.4 26.4 40Gb/s CMOS Distributed Amplifier for Fiber-Optic Communication Systems H. Shigematsu 1, M. Sato 1, T. Hirose 1, F. Brewer 2, M. Rodwell 2 1 Fujitsu,
More informationSilicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging
Silicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging M. Asghari Kotura Inc April 27 Contents: Who is Kotura Choice of waveguide technology Challenges and merits of Si photonics
More informationECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016
ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 016 Lecture 7: Transmitter Analysis Sam Palermo Analog & Mixed-Signal Center Texas A&M University Optical Modulation Techniques
More informationElectronic-Photonic ICs for Low Cost and Scalable Datacenter Solutions
Electronic-Photonic ICs for Low Cost and Scalable Datacenter Solutions Christoph Theiss, Director Packaging Christoph.Theiss@sicoya.com 1 SEMICON Europe 2016, October 27 2016 Sicoya Overview Spin-off from
More informationChallenges for On-chip Optical Interconnect
Initial Results of Prototyping a 3-D Integrated Intra-Chip Free-Space Optical Interconnect Berkehan Ciftcioglu, Rebecca Berman, Jian Zhang, Zach Darling, Alok Garg, Jianyun Hu, Manish Jain, Peng Liu, Ioannis
More informationSilicon Photonics Opportunity, applications & Recent Results
Silicon Photonics Opportunity, applications & Recent Results Dr. Mario Paniccia Intel Fellow Director, Photonics Technology Lab Intel Corporation www.intel.com/go/sp Purdue University Oct 5 2007 Agenda
More informationSilicon Photonics Photo-Detector Announcement. Mario Paniccia Intel Fellow Director, Photonics Technology Lab
Silicon Photonics Photo-Detector Announcement Mario Paniccia Intel Fellow Director, Photonics Technology Lab Agenda Intel s Silicon Photonics Research 40G Modulator Recap 40G Photodetector Announcement
More informationSilicon photonics with low loss and small polarization dependency. Timo Aalto VTT Technical Research Centre of Finland
Silicon photonics with low loss and small polarization dependency Timo Aalto VTT Technical Research Centre of Finland EPIC workshop in Tokyo, 9 th November 2017 VTT Technical Research Center of Finland
More informationLecture 6 Fiber Optical Communication Lecture 6, Slide 1
Lecture 6 Optical transmitters Photon processes in light matter interaction Lasers Lasing conditions The rate equations CW operation Modulation response Noise Light emitting diodes (LED) Power Modulation
More informationA 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren
Joint International Mechanical, Electronic and Information Technology Conference (JIMET 2015) A 14-bit 2.5 GS/s based on Multi-Clock Synchronization Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng,
More informationIn Search of the Elusive All-Optical Packet Buffer
In Search of the Elusive All-Optical Packet Buffer Rod Tucker Centre for Ultra-Broadband Information Networks (CUBIN) Department for Electrical and Electronic Engineering University of Melbourne, Australia
More informationWDM board-level optical communications
MIT Microphotonics Center Spring Meeting, May 22 nd WDM board-level optical communications Jürgen Schrage Siemens AG,, Germany Outline Introduction to board-level optical communications, WDM motivation
More informationTransistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.
Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-
More informationLow Thermal Resistance Flip-Chip Bonding of 850nm 2-D VCSEL Arrays Capable of 10 Gbit/s/ch Operation
Low Thermal Resistance Flip-Chip Bonding of 85nm -D VCSEL Arrays Capable of 1 Gbit/s/ch Operation Hendrik Roscher In 3, our well established technology of flip-chip mounted -D 85 nm backside-emitting VCSEL
More informationVITESSE SEMICONDUCTOR CORPORATION. Bandwidth (MHz) VSC
Features optimized for high speed optical communications applications Integrated AGC Fibre Channel and Gigabit Ethernet Low Input Noise Current Differential Output Single 5V Supply with On-chip biasing
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 19: High-Speed Transmitters Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 3 is on Friday Dec 5 Focus
More informationon-chip Design for LAr Front-end Readout
Silicon-on on-sapphire (SOS) Technology and the Link-on on-chip Design for LAr Front-end Readout Ping Gui, Jingbo Ye, Ryszard Stroynowski Department of Electrical Engineering Physics Department Southern
More informationInvestigation of ultrasmall 1 x N AWG for SOI- Based AWG demodulation integration microsystem
University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers: Part A Faculty of Engineering and Information Sciences 2015 Investigation of ultrasmall 1 x N AWG for
More informationRadiation-hard/high-speed data transmission using optical links
Radiation-hard/high-speed data transmission using optical links K.K. Gan a, B. Abi c, W. Fernando a, H.P. Kagan a, R.D. Kass a, M.R.M. Lebbai b, J.R. Moore a, F. Rizatdinova c, P.L. Skubic b, D.S. Smith
More informationIndex. Cambridge University Press Silicon Photonics Design Lukas Chrostowski and Michael Hochberg. Index.
absorption, 69 active tuning, 234 alignment, 394 396 apodization, 164 applications, 7 automated optical probe station, 389 397 avalanche detector, 268 back reflection, 164 band structures, 30 bandwidth
More informationIEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging Christophe Kopp, St ephane Bernab e, Badhise Ben Bakir,
More informationA 3.9 ns 8.9 mw 4 4 Silicon Photonic Switch Hybrid-Integrated with CMOS Driver
A 3.9 ns 8.9 mw 4 4 Silicon Photonic Switch Hybrid-Integrated with CMOS Driver A. Rylyakov, C. Schow, B. Lee, W. Green, J. Van Campenhout, M. Yang, F. Doany, S. Assefa, C. Jahnes, J. Kash, Y. Vlasov IBM
More informationFDTD SPICE Analysis of High-Speed Cells in Silicon Integrated Circuits
FDTD Analysis of High-Speed Cells in Silicon Integrated Circuits Neven Orhanovic and Norio Matsui Applied Simulation Technology Gateway Place, Suite 8 San Jose, CA 9 {neven, matsui}@apsimtech.com Abstract
More informationThe Development of the 1060 nm 28 Gb/s VCSEL and the Characteristics of the Multi-mode Fiber Link
Special Issue Optical Communication The Development of the 16 nm 28 Gb/s VCSEL and the Characteristics of the Multi-mode Fiber Link Tomofumi Kise* 1, Toshihito Suzuki* 2, Masaki Funabashi* 1, Kazuya Nagashima*
More informationEXAMINATION FOR THE DEGREE OF B.E. and M.E. Semester
EXAMINATION FOR THE DEGREE OF B.E. and M.E. Semester 2 2009 101908 OPTICAL COMMUNICATION ENGINEERING (Elec Eng 4041) 105302 SPECIAL STUDIES IN MARINE ENGINEERING (Elec Eng 7072) Official Reading Time:
More informationA 2 Gbit/s 0.18 µm CMOS Front-End Amplifier. Integrated Differential Photodiodes
Gbit/s 0.18 µm CMOS Front-End mplifier for Integrated Differential Photodiodes Markus Grözing, Michael Jutzi, Winfried Nanz, and Manfred Berroth 1 Prof. Dr.-Ing. Manfred Berroth OULINE Motivation Differential
More informationStacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than
LETTER IEICE Electronics Express, Vol.9, No.24, 1813 1822 Stacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than 40 dbm Donggu Im 1a) and Kwyro Lee 1,2 1 Department of EE, Korea Advanced
More information5G Systems and Packaging Opportunities
5G Systems and Packaging Opportunities Rick Sturdivant, Ph.D. Founder and Chief Technology Officer MPT, Inc. (www.mptcorp.com), ricksturdivant@gmail.com Abstract 5G systems are being developed to meet
More informationSilicon Photonics in Optical Communications. Lars Zimmermann, IHP, Frankfurt (Oder), Germany
Silicon Photonics in Optical Communications Lars Zimmermann, IHP, Frankfurt (Oder), Germany Outline IHP who we are Silicon photonics Photonic-electronic integration IHP photonic technology Conclusions
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationIntroduction and concepts Types of devices
ECE 6323 Introduction and concepts Types of devices Passive splitters, combiners, couplers Wavelength-based devices for DWDM Modulator/demodulator (amplitude and phase), compensator (dispersion) Others:
More informationA 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier
852 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 7, JULY 2002 A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier Ryuichi Fujimoto, Member, IEEE, Kenji Kojima, and Shoji Otaka Abstract A 7-GHz low-noise amplifier
More informationHybrid Integration Technology of Silicon Optical Waveguide and Electronic Circuit
Hybrid Integration Technology of Silicon Optical Waveguide and Electronic Circuit Daisuke Shimura Kyoko Kotani Hiroyuki Takahashi Hideaki Okayama Hiroki Yaegashi Due to the proliferation of broadband services
More informationProject: IEEE P Working Group for Wireless Personal Area Networks (WPANs)
Project: IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs) Title: Feasibility test of THz channel for high-speed wireless link Date Submitted: 12 Nov 2013 Source: Jae-Young Kim, Ho-Jin
More informationA 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,
4th International Conference on Computer, Mechatronics, Control and Electronic Engineering (ICCMCEE 2015) A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a,
More informationSilicon photonics on 3 and 12 μm thick SOI for optical interconnects Timo Aalto VTT Technical Research Centre of Finland
Silicon photonics on 3 and 12 μm thick SOI for optical interconnects Timo Aalto VTT Technical Research Centre of Finland 5th International Symposium for Optical Interconnect in Data Centres in ECOC, Gothenburg,
More informationLM392/LM2924 Low Power Operational Amplifier/Voltage Comparator
LM392/LM2924 Low Power Operational Amplifier/Voltage Comparator General Description The LM392 series consists of 2 independent building block circuits. One is a high gain, internally frequency compensated
More informationCharacterization of Parallel Optical-interconnect Waveguides Integrated on a Printed Circuit Board
RZ 343 (# 99) 4/12/4 Mathematics & Physics 8 pages Research Report Characterization of Parallel Optical-interconnect Waveguides Integrated on a Printed Circuit Board G.L. Bona, 1 B.J. Offrein, 1 U. Bapst,
More informationISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8
ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8 10.8 10Gb/s Limiting Amplifier and Laser/Modulator Driver in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi Electrical Engineering
More informationVoltage comparator PIN CONFIGURATIONS FEATURES BLOCK DIAGRAM APPLICATIONS ORDERING INFORMATION. D, N Packages
DESCRIPTION The is a high-speed analog voltage comparator which, for the first time, mates state-of-the-art Schottky diode technology with the conventional linear process. This allows simultaneous fabrication
More informationThe Light at the End of the Wire. Dana Vantrease + HP Labs + Mikko Lipasti
The Light at the End of the Wire Dana Vantrease + HP Labs + Mikko Lipasti 1 Goals of This Talk Why should we (architects) be interested in optics? How does on-chip optics work? What can we build with optics?
More informationit Gb/s NRZ Modulator Driver VD1 VCTRL1 OUT/VD2 Description Features Device Diagram Gain
Description The it65 is a high-performance NRZ modulator driver for metro and long-haul LiNbO optical transmitters. The device consists of a wideband iterra phemt amplifier in a surface-mount package.
More informationEE 230: Optical Fiber Communication Transmitters
EE 230: Optical Fiber Communication Transmitters From the movie Warriors of the Net Laser Diode Structures Most require multiple growth steps Thermal cycling is problematic for electronic devices Fabry
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 9 Noises 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Sampling in Rx Interface applications
More informationModule-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families
1 Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families 1. Introduction 2. Metal Oxide Semiconductor (MOS) logic 2.1. Enhancement and depletion mode 2.2. NMOS and PMOS inverter
More informationWWDM Transceiver Module for 10-Gb/s Ethernet
WWDM Transceiver Module for 10-Gb/s Ethernet Brian E. Lemoff Hewlett-Packard Laboratories lemoff@hpl.hp.com IEEE 802.3 HSSG Interim Meeting Coeur d Alene, Idaho June 1-3, 1999 Why pursue WWDM for the LAN?
More informationISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6
ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6 26.6 40Gb/s Amplifier and ESD Protection Circuit in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi University of California, Los Angeles, CA Optical
More informationA radiation-hardened optical receiver chip
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. A radiation-hardened optical receiver chip Xiao Zhou, Ping Luo a), Linyan He, Rongxun Ling
More informationLOGARITHMIC PROCESSING APPLIED TO NETWORK POWER MONITORING
ARITHMIC PROCESSING APPLIED TO NETWORK POWER MONITORING Eric J Newman Sr. Applications Engineer in the Advanced Linear Products Division, Analog Devices, Inc., email: eric.newman@analog.com Optical power
More informationSP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver
SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver Arvin R. Shahani, Derek K. Shaeffer, Thomas H. Lee Stanford University, Stanford, CA At submicron channel lengths, CMOS is
More information1310NM FP LASER FOR 10GBASE-LRM SC AND LC TOSA
DATA SHEET 1310NM FP LASER FOR 10GBASE-LRM SC AND LC TOSA FP-1310-10LRM-X FEATURES: 1310nm FP laser Very low power dissipation SC and LC optical receptacles 10Gbps direct modulation Impedance matching
More informationSystem demonstrator for board-to-board level substrate-guided wave optoelectronic interconnections
Header for SPIE use System demonstrator for board-to-board level substrate-guided wave optoelectronic interconnections Xuliang Han, Gicherl Kim, Hitesh Gupta, G. Jack Lipovski, and Ray T. Chen Microelectronic
More informationSilicon Integrated Photonics
Silicon Integrated Photonics Dr. Mario Paniccia, Director Photonics Technology Lab Intel Corporation IEEE CAS Society May 16, 2005 For More Info http://www.intel.com/technology/silicon/sp/ Intel Corporation
More informationLecture 1: Course Overview. Rajeev J. Ram
Lecture 1: Course Overview Rajeev J. Ram Office: 36-491 Telephone: X3-4182 Email: rajeev@mit.edu Syllabus Basic concepts Advanced concepts Background: p-n junctions Photodetectors Modulators Optical amplifiers
More informationComparison of Bandwidth Limits for On-card Electrical and Optical Interconnects for 100 Gb/s and Beyond
Invited Paper Comparison of Bandwidth Limits for On-card Electrical and Optical Interconnects for 1 Gb/s and Beyond Petar Pepeljugoski *, Mark Ritter, Jeffrey A. Kash, Fuad Doany, Clint Schow, Young Kwark,
More informationFundamentals of CMOS Image Sensors
CHAPTER 2 Fundamentals of CMOS Image Sensors Mixed-Signal IC Design for Image Sensor 2-1 Outline Photoelectric Effect Photodetectors CMOS Image Sensor(CIS) Array Architecture CIS Peripherals Design Considerations
More informationECEN 720 High-Speed Links: Circuits and Systems
1 ECEN 720 High-Speed Links: Circuits and Systems Lab4 Receiver Circuits Objective To learn fundamentals of receiver circuits. Introduction Receivers are used to recover the data stream transmitted by
More informationSOLIMAN A. MAHMOUD Department of Electrical Engineering, Faculty of Engineering, Cairo University, Fayoum, Egypt
Journal of Circuits, Systems, and Computers Vol. 14, No. 4 (2005) 667 684 c World Scientific Publishing Company DIGITALLY CONTROLLED CMOS BALANCED OUTPUT TRANSCONDUCTOR AND APPLICATION TO VARIABLE GAIN
More informationTiming Noise Measurement of High-Repetition-Rate Optical Pulses
564 Timing Noise Measurement of High-Repetition-Rate Optical Pulses Hidemi Tsuchida National Institute of Advanced Industrial Science and Technology 1-1-1 Umezono, Tsukuba, 305-8568 JAPAN Tel: 81-29-861-5342;
More informationProject: IEEE P Working Group for Wireless Personal Area Networks N
Project: IEEE P802.15 Working Group for Wireless Personal Area Networks N (WPANs( WPANs) Title: [60GHz-band Gigabit Transceivers and Their Applications ] Date Submitted: [12 January 2004] Source: [Kenichi
More informationInP AND GaAs COMPONENTS FOR 40 Gbps APPLICATIONS
InP AND GaAs COMPONENTS FOR 40 Gbps APPLICATIONS M. Siddiqui, G. Chao, A. Oki, A. Gutierrez-Aitken, B. Allen, A. Chau, W. Beall, M. D Amore, B. Oyama, D. Hall, R Lai, and D. Streit Velocium, a TRW Company
More informationALow Voltage Wide-Input-Range Bulk-Input CMOS OTA
Analog Integrated Circuits and Signal Processing, 43, 127 136, 2005 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. ALow Voltage Wide-Input-Range Bulk-Input CMOS OTA IVAN
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationMODELING AND EVALUATION OF CHIP-TO-CHIP SCALE SILICON PHOTONIC NETWORKS
1 MODELING AND EVALUATION OF CHIP-TO-CHIP SCALE SILICON PHOTONIC NETWORKS Robert Hendry, Dessislava Nikolova, Sébastien Rumley, Keren Bergman Columbia University HOTI 2014 2 Chip-to-chip optical networks
More informationHI-201HS. High Speed Quad SPST CMOS Analog Switch
SEMICONDUCTOR HI-HS December 99 Features Fast Switching Times, N = ns, FF = ns Low ON Resistance of Ω Pin Compatible with Standard HI- Wide Analog Voltage Range (±V Supplies) of ±V Low Charge Injection
More informationMMA RECEIVERS: HFET AMPLIFIERS
MMA Project Book, Chapter 5 Section 4 MMA RECEIVERS: HFET AMPLIFIERS Marian Pospieszalski Ed Wollack John Webber Last revised 1999-04-09 Revision History: 1998-09-28: Added chapter number to section numbers.
More informationFitting Optical Interconnects to an Electrical World- Packaging and Reliability Issues of Arrayed Optoelectronic Modules Keith Goossen, University of
Fitting Optical Interconnects to an Electrical World- Packaging and Reliability Issues of Arrayed Optoelectronic Modules Keith Goossen, University of Delaware 1 OUTLINE 1. Technology a. Physical rack limitations
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. LM392 Low Power Operational Amplifier/Voltage Comparator General Description
More informationISSCC 2006 / SESSION 13 / OPTICAL COMMUNICATION / 13.7
13.7 A 10Gb/s Photonic Modulator and WDM MUX/DEMUX Integrated with Electronics in 0.13µm SOI CMOS Andrew Huang, Cary Gunn, Guo-Liang Li, Yi Liang, Sina Mirsaidi, Adithyaram Narasimha, Thierry Pinguet Luxtera,
More informationSilicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap
Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap Peter De Dobbelaere Luxtera Inc. 09/19/2016 Luxtera Proprietary www.luxtera.com Luxtera Company Introduction $100B+ Shift
More informationNanophotonics for low latency optical integrated circuits
Nanophotonics for low latency optical integrated circuits Akihiko Shinya NTT Basic Research Labs., Nanophotonics Center, NTT Corporation MPSoC 17, Annecy, France Outline Low latency optical circuit BDD
More informationLM148/LM248/LM348 Quad 741 Op Amps
Quad 741 Op Amps General Description The LM148 series is a true quad 741. It consists of four independent, high gain, internally compensated, low power operational amplifiers which have been designed to
More informationCompact Low-power-consumption Optical Modulator
Compact Low-power-consumption Modulator Eiichi Yamada, Ken Tsuzuki, Nobuhiro Kikuchi, and Hiroshi Yasaka Abstract modulators are indispensable devices for optical fiber communications. They turn light
More informationSi CMOS Technical Working Group
Si CMOS Technical Working Group CTR, Spring 2008 meeting Markets Interconnects TWG Breakouts Reception TWG reports Si CMOS: photonic integration E-P synergy - Integration - Standardization - Cross-market
More informationPresentation Overview
Low-cost WDM Transceiver Technology for 10-Gigabit Ethernet and Beyond Brian E. Lemoff, Lisa A. Buckman, Andrew J. Schmit, and David W. Dolfi Agilent Laboratories Hot Interconnects 2000 Stanford, CA August
More informationWavelength (nm) (m) ( o C) SPM-2100AWG 10.3 SR / SW 300 / 82 / 33* 850 VCSEL SFP+ with DMI -40 to 85 Yes
/ SPM-2100BWG / SPM-2100AWG (RoHS Compliant) 3.3V / 850 nm / 10.3 Gb/s Digital Diagnostic SFP+ LC Multi-Mode TRANSCEIVER ********************************************************************************************************************************************************************
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationHigh-speed free-space based reconfigurable card-to-card optical interconnects with broadcast capability
High-speed free-space based reconfigurable card-to-card optical interconnects with broadcast capability Ke Wang, 1,2,* Ampalavanapillai Nirmalathas, 1,2 Christina Lim, 2 Efstratios Skafidas, 1,2 and Kamal
More informationIntegrated Photonics using the POET Optical InterposerTM Platform
Integrated Photonics using the POET Optical InterposerTM Platform Dr. Suresh Venkatesan CIOE Conference Shenzhen, China Sept. 5, 2018 POET Technologies Inc. TSXV: PUBLIC POET PTK.V Technologies Inc. PUBLIC
More informationHeinrich-Hertz-Institut Berlin
NOVEMBER 24-26, ECOLE POLYTECHNIQUE, PALAISEAU OPTICAL COUPLING OF SOI WAVEGUIDES AND III-V PHOTODETECTORS Ludwig Moerl Heinrich-Hertz-Institut Berlin Photonic Components Dept. Institute for Telecommunications,,
More informationISSCC 2006 / SESSION 13 / OPTICAL COMMUNICATION / 13.2
13.2 An MLSE Receiver for Electronic-Dispersion Compensation of OC-192 Fiber Links Hyeon-min Bae 1, Jonathan Ashbrook 1, Jinki Park 1, Naresh Shanbhag 2, Andrew Singer 2, Sanjiv Chopra 1 1 Intersymbol
More informationLight source approach for silicon photonics transceivers September Fiber to the Chip
Light source approach for silicon photonics transceivers September 2014 Fiber to the Chip Silicon Photonics Silicon Photonics Technology: Silicon material system & processing techniques to manufacture
More informationOptical Transmission Fundamentals
Optical Transmission Fundamentals F. Vasey, CERN-EP-ESE Context Technology HEP Specifics 12 Nov 2018 0 Context: Bandwidth Demand Internet traffic is growing at ~Moore s law Global interconnection bandwidth
More informationSilicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen
Silicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen What is Silicon on Insulator (SOI)? SOI silicon on insulator, refers to placing a thin layer of silicon on top of an insulator such as SiO2. The devices
More information