Digital Fundamentals A Systems Approach Thomas L. Floyd First Edition
|
|
- Paul Short
- 5 years ago
- Views:
Transcription
1 Digital Fundamentals Systems pproach Thomas L. Floyd First Edition
2 Pearson Education Limited Edinburgh Gate Harlow Essex M20 2JE England and ssociated ompanies throughout the world Visit us on the World Wide Web at: Pearson Education Limited 2014 ll rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without either the prior written permission of the publisher or a licence permitting restricted copying in the United Kingdom issued by the opyright Licensing gency Ltd, Saffron House, 6 10 Kirby Street, London E1N 8TS. ll trademarks used herein are the property of their respective owners. The use of any trademark in this text does not vest in the author or publisher any trademark ownership rights in such trademarks, nor does the use of such trademarks imply any affiliation with or endorsement of this book by such owners. ISN 10: ISN 10: ISN 13: ISN 13: ritish Library ataloguing-in-publication Data catalogue record for this book is available from the ritish Library Printed in the United States of merica
3 LOgI gtes ND gte OmINTIONS Figure 95 section 6 the nor gate 27. Repeat Problem 23 for a 2-input NOR gate. 28. Determine the output waveform in Figure 96 and draw the timing diagram. Figure Repeat Problem 25 for a 4-input NOR gate. 30. The NND and the negative-or symbols represent equivalent operations, but they are functionally different. For the NOR symbol, look for at least one HIgH on the inputs to give a LOW on the output. For the negative-nd, look for two LOWs on the inputs to give a HIgH output. Using these two functional points of view, show that both gates in Figure 97 will produce the same output for the given inputs. Figure 97 section 7 the exclusive-or and exclusive-nor gates 31. How does an exclusive-or gate differ from an OR gate in its logical operation? 32. Repeat Problem 23 for an exclusive-or gate. 33. Repeat Problem 23 for an exclusive-nor gate. 34. Determine the output of an exclusive-or gate for the inputs shown in Figure 88 and draw a timing diagram. section 8 gate Performance characteristics and Parameters 35. Determine t PLH and t PHL from the oscilloscope display in Figure 98. The readings indicate volts/div and sec/div for each channel. Input Output h1 2 V h2 2 V 5 ns Figure
4 LOgI gtes ND gte OmINTIONS 36. Gate has t PLH = t PHL = 6 ns. Gate has t PLH = t PHL = 10 ns. Which gate can be operated at a higher frequency? 37. If a logic gate operates on a dc supply voltage of +5 V and draws an average current of 4 m, what is its power dissipation? 38. The variable I H represents the dc supply current from V when all outputs of an I are HIGH. The variable I L represents the dc supply current when all outputs are LOW. For a given 5 V I with four NND gates, what is the average power dissipation when all the gate outputs are HIgH for half the time and LOW for half the time? I H = 0.5 m and I L = 1 m. section 9 Programmable Logic 39. In the simple programmed ND array with programmable links in Figure 99, determine the oolean output expressions Figure Determine by row and column number which fusible links must be blown in the programmable ND array of Figure 100 to implement each of the following product terms: 1 =, 2 =, 3 = Figure 100
5 LOgI gtes ND gte OmINTIONS 41. Describe a 4-input ND gate using VHDL. 42. Repeat Problem 41 using Verilog. 43. Describe a 5-input NOR gate using VHDL. 44. Repeat Problem 43 using Verilog. section 10 troubleshooting 45. Define troubleshooting. 46. Explain the half-splitting method of troubleshooting. 47. Explain the signal-tracing method of troubleshooting. 48. Discuss signal substitution and injection. 49. give some examples of the type of information that you look for when a system is reported to have failed. 50. If the symptom in a particular system is no output, name two possible general causes. 51. If the symptom of a particular system is an incorrect output, name two possible causes. 52. What obvious things should you look for before starting the troubleshooting process? 53. How would you isolate a fault in a system? 54. Name two common instruments used in troubleshooting. 55. ssume that you have isolated the problem down to a specific circuit board. What are your options at this point? special Problems 56. Sensors are used to monitor the pressure and the temperature of a chemical solution stored in a vat. The circuitry for each sensor produces a HIgH voltage when a specified maximum value is exceeded. n alarm requiring a LOW voltage input must be activated when either the pressure or the temperature is excessive. Develop a circuit for this application. 57. In a certain automated manufacturing process, electrical components are automatically inserted in a P board. efore the insertion tool is activated, the P board must be properly positioned, and the component to be inserted must be in the chamber. Each of these prerequisite conditions is indicated by a HIgH voltage. The insertion tool requires a LOW voltage to activate it. Develop a circuit to implement this process. 58. modify the frequency counter in Figure 31 to operate with an enable pulse that is active-low rather than HIgH during the 1 ms interval. 59. ssume that the enable signal in Figure 31 has the waveform shown in Figure 101. ssume that waveform is also available. Show how to produce an active-high reset pulse to the counter only during the time that the enable signal is LOW. Enable Figure Develop a device to fit in the beige block of Figure 102 that will cause the headlights of an automobile to be turned off automatically 15 s after the ignition switch is turned off, if the light switch is left on. ssume that a LOW is required to turn the lights off. LOW turns off the lights. Ignition switch Light switch HIGH = On LOW = Off HIGH = On LOW = Off Headlight control Figure
6 LOgI gtes ND gte OmINTIONS 61. modify the logic circuit for the intrusion alarm in Figure 39 so that two additional rooms, each with two windows and one door, can be protected. 62. Further modify the logic circuit from Problem 61 for a change in the input sensors where Open = LOW and losed = HIGH. multisim multisim troubleshooting Practice 63. Open file P03-63, and follow the instructions given there. 64. Open file P03-64, and follow the instructions given there. 65. Open file P03-65, and follow the instructions given there. 66. Open file P03-66, and follow the instructions given there. answers to section checkups section 1 introduction to boolean algebra 1. = 0 = 1 2. = 1, = 1, = 0; + + = = = 0 3. = 1, = 0, = 1; = 1 # 0 # 1 = 1 # 1 # 1 = ( + + D) = ( + + ) + D 5. ( + + D) = + + D section 2 the inverter 1. When the inverter input is 1, the output is 0. (a) (b) negative-going pulse is on the output (HIgH to LOW and back HIgH). section 3 the and gate 1. n ND gate output is HIgH only when all inputs are HIgH. 2. n ND gate output is LOW when one or more inputs are LOW. 3. Five-input ND: = 1 when DE = 11111, and = 0 for all other combinations of DE. section 4 the or gate 1. n OR gate output is HIgH when one or more inputs are HIgH. 2. n OR gate output is LOW only when all inputs are LOW. 3. Three-input OR: = 0 when = 000, and = 1 for all other combinations of. section 5 the nand gate 1. NND output is LOW only when all inputs are HIgH. 2. NND output is HIgH when one or more inputs are LOW. 3. NND: active-low output for all HIgH inputs; negative-or: active-high output for one or more LOW inputs. They have the same truth tables. 4. = 172 section 6 the nor gate 1. NOR output is HIgH only when all inputs are LOW. 2. NOR output is LOW when one or more inputs are HIgH.
7 LOgI gtes ND gte OmINTIONS 3. NOR: active-low output for one or more HIgH inputs; negative-nd: active-high output for all LOW inputs. They have the same truth tables. 4. = + + section 7 the exclusive-or and exclusive-nor gates 1. n OR output is HIgH when the inputs are at opposite levels. 2. n NOR output is HIgH when the inputs are at the same levels. 3. pply the bits to the OR inputs; when the output is HIgH, the bits are different. section 8 gate Performance characteristics and Parameters 1. Lowest power mos 2. t PLH = 10 ns; t PHL = 8 ns pj 4. I L dc supply current for LOW output state; I H dc supply current for HIgH output state 5. V IL LOW input voltage; V IH HIgH input voltage 6. V OL LOW output voltage; V OH HIgH output voltage section 9 Programmable Logic 1. Fuse, antifuse, EPROm, EEPROm, flash, and SRm 2. Volatile means that all the data are lost when power is off and the PLD must be reprogrammed; SRm-based 3. Text entry and graphic entry 4. JTg is Joint Test ction group; the IEEE Std for programming and test interfacing. 5. entity NORgate is vhdl verilog module NORgate (,,, ); port (,, : in bit; : out bit); input,, ; end entity NORgate; output ; architecture NORfunction of NORgate is begin <= nor nor ; end architecture NORfunction; assign =!( ); endmodule 6. vhdl verilog entity ORgate is module ORgate (,, ); port (, : in bit; : out bit); input, ; end entity ORgate; output ; architecture ORfunction of ORgate is assign = ( &&!) (! && ); begin endmodule <= xor ; end architecture ORfunction; section 10 troubleshooting 1. gather information, identify symptoms and possible causes, isolate point(s) of failure, apply proper tools to determine cause, and fix problem. 2. Half-splitting and signal tracing 3. lown fuse, absence of D power, loose connections, broken wires, loosely connected circuit board 4. Yes 173
Pearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England and Associated Companies throughout the world
Pearson Education Limited Edinburgh Gate Harlow Essex M20 2JE England and ssociated ompanies throughout the world Visit us on the World Wide Web at: www.pearsoned.co.uk Pearson Education Limited 2014 ll
More informationDigital Fundamentals 9/4/2017. Summary. Summary. Floyd. Chapter 3. The Inverter
Digital Fundamentals Tenth Edition Floyd Chapter 3 29 Pearson Education, Upper 28 Pearson Saddle River, Education NJ 7458. ll Rights Reserved The Inverter The inverter performs the oolean NOT operation.
More informationDigital Fundamentals
Digital Fundamentals Tenth Edition Floyd Chapter 3 28 Pearson Education 29 Pearson Education, Upper Saddle River, NJ 7458. ll Rights Reserved The Inverter The inverter performs the oolean NOT operation.
More informationDigital Fundamentals 8/29/2016. Summary. Summary. Floyd. Chapter 3 A X. The Inverter
Digital Fundamentals Tenth Edition Floyd Chapter 3 The Inverter The inverter performs the oolean NOT operation. When the input is LOW, the output is HIGH; when the input is HIGH, the output is LOW. Input
More informationPearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England and Associated Companies throughout the world
Pearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England and Associated Companies throughout the world Visit us on the World Wide Web at: www.pearsoned.co.uk Pearson Education Limited 2014
More informationPearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England and Associated Companies throughout the world
Pearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England and Associated Companies throughout the world Visit us on the World Wide Web at: www.pearsoned.co.uk Pearson Education Limited 2014
More informationGO! with Microsoft PowerPoint 2010 Introductory Gaskin Vargas Madsen Marucco First Edition
GO! with Microsoft PowerPoint 2010 Introductory Gaskin Vargas Madsen Marucco First Edition Pearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England and Associated Companies throughout the
More informationFundamentals of Signals and Systems Using the Web and MATLAB Edward W. Kamen Bonnie S Heck Third Edition
Fundamentals of Signals and Systems Using the Web and MATLAB Edward W. Kamen Bonnie S Heck Third Edition Pearson Education Limited Edinburgh Gate Harlow Essex CM JE England and Associated Companies throughout
More informationDigital Fundamentals. Lab 4 EX-OR Circuits & Combinational Circuit Design
Richland College School of Engineering & Technology Rev. 0 B. Donham Rev. 1 (7/2003) J. Horne Rev. 2 (1/2008) J. Bradbury Digital Fundamentals CETT 1425 Lab 4 EX-OR Circuits & Combinational Circuit Design
More informationCollege Algebra. Lial Hornsby Schneider Daniels. Eleventh Edition
College Algebra Lial et al. Eleventh Edition ISBN 978-1-2922-38-9 9 781292 2389 College Algebra Lial Hornsb Schneider Daniels Eleventh Edition Pearson Education Limited Edinburgh Gate Harlow Esse CM2 2JE
More informationThis Figure here illustrates the operation for a 2-input OR gate for all four possible input combinations.
Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: IInd Year, Sem - IIIrd Subject: Computer Science Paper No.: IX Paper Title: Computer System Architecture Lecture No.: 5 Lecture Title:
More informationSystem Architecture. Strategy and Product Development for Complex Systems. Global edition. Global edition. Edward Crawley Bruce Cameron Daniel Selva
System Architecture Global edition System Architecture Crawley Cameron Selva This is a special edition of an established title widely used by colleges and universities throughout the world. Pearson published
More informationDigital Control System Analysis and Design
GLOBAL EDITION Digital Control System Analysis and Design FOURTH EDITION Charles L. Phillips H. Troy Nagle Aranya Chakrabortty Editorial Director, Engineering and Computer Science: Marcia J. Horton Executive
More informationChapter 3 Describing Logic Circuits Dr. Xu
Chapter 3 Describing Logic Circuits Dr. Xu Chapter 3 Objectives Selected areas covered in this chapter: Operation of truth tables for AND, NAND, OR, and NOR gates, and the NOT (INVERTER) circuit. Boolean
More informationPositive and Negative Logic
Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: IInd Year, Sem - IIIrd Subject: Computer Science Paper No.: IX Paper Title: Computer System Architecture Lecture No.: 4 Lecture Title:
More informationChapter 4 Combinational Logic Circuits
Chapter 4 Combinational Logic Circuits Chapter 4 Objectives Selected areas covered in this chapter: Converting logic expressions to sum-of-products expressions. Boolean algebra and the Karnaugh map as
More informationDigital Fundamentals. Logic gates
Digital Fundamentals Logic gates Objectives Describe the operation of the inverter, the AND gate, and the OR gate Describe the operation of the NAND gate and the NOR gate Express the operation of the NOT,
More informationDigital Fundamentals
Digital Fundamentals Tenth Edition Floyd hapter 5 Floyd, Digital Fundamentals, th ed 28 Pearson Education 29 Pearson Education, Upper Saddle River, NJ 7458. ll Rights Reserved ombinational Logic ircuits
More informationIn this lecture: Lecture 8: ROM & Programmable Logic Devices
In this lecture: Lecture 8: ROM Programmable Logic Devices Dr Pete Sedcole Department of EE Engineering Imperial College London http://caseeicacuk/~nps/ (Floyd, 3 5, 3) (Tocci 2, 24, 25, 27, 28, 3 34)
More information2 Logic Gates THE INVERTER. A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs.
2 Logic Gates A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs. THE INVERTER The inverter (NOT circuit) performs the operation called inversion
More informationDS Tap High Speed Silicon Delay Line
www.dalsemi.com FEATURES All-silicon timing circuit Five delayed clock phases per input Precise tap-to-tap nominal delay tolerances of ±0.75 and ±1 ns Input-to-tap 1 delay of 5 ns Nominal Delay tolerances
More informationChapter 4 Combinational Logic Circuits
Chapter 4 Combinational Logic Circuits Chapter 4 Objectives Selected areas covered in this chapter: Converting logic expressions to sum-of-products expressions. Boolean algebra and the Karnaugh map as
More informationDS in-1 Silicon Delay Line
www.dalsemi.com FEATURES All-silicon time delay 3 independent buffered delays Delay tolerance ±2ns for -10 through 60 Stable and precise over temperature and voltage range Leading and trailing edge accuracy
More informationDS Tap Silicon Delay Line
www.dalsemi.com FEATURES All-silicon time delay 5 taps equally spaced Delay tolerance ±2 ns or ±3%, whichever is greater Stable and precise over temperature and voltage range Leading and trailing edge
More informationPhilips Semiconductors Programmable Logic Devices
DESCRIPTION The PLD is a high speed, combinatorial Programmable Logic Array. The Philips Semiconductors state-of-the-art Oxide Isolated Bipolar fabrication process is employed to produce maximum propagation
More informationDesign considerations (D)
7/31/2011 15 Design considerations (D) In order to properly design a system, the designer must consider other items than just the logic of the circuit. We will discuss: Power onsumption Propagation delays
More informationDS in 1 High Speed Silicon Delay Line FEATURES PIN ASSIGNMENT
DS1044 4 in 1 High Speed Silicon Delay Line FEATURES All silicon timing circuit Four independent buffered delays Initial delay tolerance ±1.5 ns Stable and precise over temperature and voltage Leading
More informationDS Tap Silicon Delay Line
www.dalsemi.com FEATURES All-silicon time delay 10 taps equally spaced Delays are stable and precise Leading and trailing edge accuracy Delay tolerance ±5% or ±2 ns, whichever is greater Economical Auto-insertable,
More informationDS1135L 3V 3-in-1 High-Speed Silicon Delay Line
3V 3-in-1 High-Speed Silicon Delay Line FEATURES All-Silicon Timing Circuit Three Independent Buffered Delays Stable and Precise Over Temperature and Voltage Leading and Trailing Edge Precision Preserves
More informationLogic diagram: a graphical representation of a circuit
LOGIC AND GATES Introduction to Logic (1) Logic diagram: a graphical representation of a circuit Each type of gate is represented by a specific graphical symbol Truth table: defines the function of a gate
More informationDS in-1 Low Voltage Silicon Delay Line
3-in-1 Low Voltage Silicon Delay Line www.dalsemi.com FEATURES All-silicon timing circuit Three independent buffered delays Initial delay tolerance ±1.5 ns Stable and precise over temperature and voltage
More informationGates and Circuits 1
1 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the behavior
More informationDigital Systems Principles and Applications TWELFTH EDITION. 3-3 OR Operation With OR Gates. 3-4 AND Operations with AND gates
Digital Systems Principles and Applications TWELFTH EDITION CHAPTER 3 Describing Logic Circuits Part -2 J. Bernardini 3-3 OR Operation With OR Gates An OR gate is a circuit with two or more inputs, whose
More informationTC74HC00AP,TC74HC00AF,TC74HC00AFN
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC00AP/AF/AFN TC74HC00AP,TC74HC00AF,TC74HC00AFN Quad 2-Input NAND Gate The TC74HC00A is a high speed CMOS 2-INPUT NAND GATE fabricated with
More informationTC74HC14AP,TC74HC14AF
Hex Schmitt Inverter TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC14AP,TC74HC14AF TC74HC14AP/AF The TC74HC14A is a high speed CMOS SCHMITT INERTER fabricated with silicon gate C 2 MOS
More informationPearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England. and Associated Companies throughout the world
Vice President and Editorial Director, ECS: Marcia J. Horton Executive Editor: Tracy Johnson Assistant Acquisitions Editor, Global Edition: Aditee Agarwal Executive Marketing Manager: Tim Galligan Marketing
More informationDIGITAL FUNDAMENTALS
Instructor s Resource Manual to accompany DIGITAL FUNDAMENTALS Ninth Edition Thomas L. Floyd Upper Saddle River, New Jersey Columbus, Ohio Copyright 26 by Pearson Education, Inc., Upper Saddle River, New
More informationTC4011BP,TC4011BF,TC4011BFN,TC4011BFT
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4011BP/BF/BFN/BFT TC4011BP,TC4011BF,TC4011BFN,TC4011BFT TC4011B Quad 2 Input NAND Gate The TC4011B is 2-input positive logic NAND gate respectively.
More informationDG2307. High-Speed, Low r ON, SPDT Analog Switch. Vishay Siliconix. (2:1 Multiplexer) RoHS COMPLIANT DESCRIPTION FEATURES APPLICATIONS
High-Speed, Low r ON, SPDT Analog Switch (2:1 Multiplexer) DG2307 DESCRIPTION The DG2307 is a single-pole-double-throw switch/2:1 mux designed for 2 to 5.5 V applications. Using proprietary sub-micro CMOS
More informationCD4541BC Programmable Timer
CD4541BC Programmable Timer General Description The CD4541BC Programmable Timer is designed with a 16-stage binary counter, an integrated oscillator for use with an external capacitor and two resistors,
More informationTC7W04FU, TC7W04FK TC7W04FU/FK. 3 Inverters. Features. Marking TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7W04FU, TC7W04FK TC7W04FU/FK 3 Inverters The TC7W04 is a high speed C 2 MOS Buffer fabricated with silicon gate C 2 MOS technology. The internal
More informationTC74AC04P, TC74AC04F, TC74AC04FT
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC04P, TC74AC04F, TC74AC04FT TC74AC04P/F/FT Hex Inverter The TC74AC04 is an advanced high speed CMOS INVERTER fabricated with silicon gate
More informationObsolete Product(s) - Obsolete Product(s)
OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS (INVERTED) HIGH SPEED: t PD = 13ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V
More informationPIN ASSIGNMENT TAP 2 TAP 4 GND DS PIN DIP (300 MIL) See Mech. Drawings Section IN TAP 2 TAP 4 GND
DS1000 5-Tap Silicon Delay Line FEATURES All-silicon time delay 5 taps equally spaced Delays are stable and precise Both leading and trailing edge accuracy Delay tolerance +5% or +2 ns, whichever is greater
More informationObsolete Product(s) - Obsolete Product(s)
HEX INVERTER (SINGLE STATE) HIGH SPEED: t PD = 5ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 10% V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationM74HCT244TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 15 ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V
More informationName EGR 2131 Lab #2 Logic Gates and Boolean Algebra Objectives Equipment and Components Part 1: Reading Pin Diagrams 7400 (TOP VIEW)
Name EGR 23 Lab #2 Logic Gates and Boolean Algebra Objectives ) Become familiar with common logic-gate chips and their pin numbers. 2) Using breadboarded chips, investigate the behavior of NOT (Inverter),
More informationM74HC10TTR TRIPLE 3-INPUT NAND GATE
TRIPLE 3-INPUT NAND GATE HIGH SPEED: t PD = 8ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationObsolete Product(s) - Obsolete Product(s)
QUAD 2-INPUT NAND GATE HIGH SPEED: t PD = 8ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationDS Tap Silicon Delay Line
www.dalsemi.com FEATURES All-silicon time delay taps equally spaced Delays are stable and precise Both leading and trailing edge accuracy Delay tolerance ±% or ± ns, whichever is greater Low-power CMOS
More informationDM74ALS169B Synchronous Four-Bit Up/Down Counters
Synchronous Four-Bit Up/Down Counters General Description These synchronous presettable counters feature an internal carry look ahead for cascading in high speed counting applications. The DM74ALS169B
More information74VHC20 DUAL 4-INPUT NAND GATE
DUAL 4-INPUT NAND GATE HIGH SPEED: t PD = 3.3 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2 µa (MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION ON
More informationTC74VHCT74AF, TC74VHCT74AFT
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HCT74AF/AFT TC74HCT74AF, TC74HCT74AFT Dual D-Type Flip-Flop with Preset and Clear The TC74HCT74 is an advanced high speed CMOS D-TYPE FLIP
More informationDS75451/2/3 Series Dual Peripheral Drivers
DS75451/2/3 Series Dual Peripheral Drivers General Description The DS7545X series of dual peripheral drivers is a family of versatile devices designed for use in systems that use TTL logic. Typical applications
More informationM74HC51TTR DUAL 2 WIDE 2 INPUT AND/OR INVERT GATE
DUAL 2 WIDE 2 INPUT AND/OR INVERT GATE HIGH SPEED: t PD = 11ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL
More informationObsolete Product(s) - Obsolete Product(s)
SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP HIGH SPEED: f MAX = 180MHz (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH =2V(MIN),V IL =0.8V(MAX)
More informationObsolete Product(s) - Obsolete Product(s)
QUAD 2-INPUT NAND GATE HIGH SPEED: t PD = 12ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) BALANCED PROPAGATION
More information74AC541B OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 4ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.)
More informationTC74ACT574P,TC74ACT574F,TC74ACT574FT
TOSHIBA CMOS igital Integrated Circuit Silicon Monolithic TC74ACT574P,TC74ACT574F,TC74ACT574FT Octal -Type Flip-Flop with 3-State Output TC74ACT574P/F/FT The TC74ACT574 is an advanced high speed CMOS OCTAL
More informationTC74VHCT540AF, TC74VHCT540AFT, TC74VHCT540AFK TC74VHCT541AF, TC74VHCT541AFT, TC74VHCT541AFK
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHCT540AF, TC74VHCT540AFT, TC74VHCT540AFK TC74VHCT541AF, TC74VHCT541AFT, TC74VHCT541AFK Octal Bus Buffer TC74VHCT540AF/AFT/AFK Inverted, 3-State
More information74ACT541TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 4ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS V IH = 2V (MIN.), V IL =
More informationDS3695/DS3695T/DS3696/DS3697 Multipoint RS485/RS422 Transceivers/Repeaters
DS3695/DS3695T/DS3696/DS3697 Multipoint RS485/RS422 Transceivers/Repeaters General Description The DS3695, DS3696, and DS3697 are high speed differential TRI-STATE bus/line transceivers/repeaters designed
More informationDigital Logic Circuits
Digital Logic Circuits Let s look at the essential features of digital logic circuits, which are at the heart of digital computers. Learning Objectives Understand the concepts of analog and digital signals
More informationM74HCT164TTR 8 BIT SIPO SHIFT REGISTER
8 BIT SIPO SHIFT REGISTER HIGH SPEED: t PD = 24 ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) BALANCED PROPAGATION
More information74V1G00CTR SINGLE 2-INPUT NAND GATE
SINGLE 2-INPUT NAND GATE HIGH SPEED: t PD = 3.7ns (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH =V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION ON INPUTS
More information74LCX04FT 74LCX04FT. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation
CMOS Digital Integrated Circuits 74LCX04FT Silicon Monolithic 74LCX04FT 1. Functional Description Low-oltage Hex Inverter with 5- Tolerant Inputs and Outputs 2. General The 74LCX04FT is a high-performance
More informationDM74AS169A Synchronous 4-Bit Binary Up/Down Counter
Synchronous 4-Bit Binary Up/Down Counter General Description These synchronous presettable counters feature an internal carry look ahead for cascading in high speed counting applications. The DM74AS169
More informationTC7S04FU. Inverter. Features. Absolute Maximum Ratings (Ta = 25 C) TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7S04F, TC7S04FU Inverter The TC7S04 is a high speed C 2 MOS Inverter fabricated with silicon gate C 2 MOS technology. It achieves high speed
More information74V1T00CTR SINGLE 2-INPUT NAND GATE
SINGLE 2-INPUT NAND GATE HIGH SPEED: t PD = 5.0ns (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH =2V(MIN),V IL =0.8V(MAX) POWER DOWN PROTECTION
More informationObsolete Product(s) - Obsolete Product(s)
SINGLE 2-INPUT NAND GATE HIGH SPEED: t PD = 5.0ns (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH =2V(MIN),V IL =0.8V(MAX) POWER DOWN PROTECTION
More informationObsolete Product(s) - Obsolete Product(s)
QUAD 2 INPUT NAND GATE PROPAGATION DELAY TIME t PD = 60ns (Typ.) at V DD = 10V BUFFERED INPUTS AND OUTPUTS STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED UP TO 20V 5V, 10V
More information74ACT00B QUAD 2-INPUT NAND GATE
QUAD 2-INPUT NAND GATE HIGH SPEED: t PD = 4.5ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS V IH = 2V (MIN.), V IL = 0.8V (MAX.) 50Ω TRANSMISSION
More information74LCX00TTR LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE WITH 5V TOLERANT INPUTS
LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE WITH 5V TOLERANT INPUTS 5V TOLERANT INPUTS HIGH SPEED : t PD = 4.3ns (MAX.) at V CC = 3V POWER DOWN PROTECTION ON INPUTS AND OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE:
More information74AC10B TRIPLE 3-INPUT NAND GATE
TRIPLE 3-INPUT NAND GATE HIGH SPEED: t PD = 4ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) 50Ω TRANSMISSION LINE DRIVING
More information74AC00B QUAD 2-INPUT NAND GATE
QUAD 2-INPUT NAND GATE HIGH SPEED: t PD = 4ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) 50Ω TRANSMISSION LINE DRIVING
More informationTC7W00FU, TC7W00FK TC7W00FU/FK. Dual 2-Input NAND Gate. Features. Marking. Pin Assignment (top view)
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7W00FU, TC7W00FK TC7W00FU/FK Dual 2-Input NAND Gate Features High Speed : t pd = 6ns (typ.) at V CC = 5V Low power dissipation : I CC = 1μA
More informationTOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7S14F, TC7S14FU
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7S14F, TC7S14FU Schmitt Inverter The TC7S14 is a high speed C 2 MOS Schmitt Inverter fabricated with silicon gate C 2 MOS technology. It achieves
More informationHCF4070B QUAD EXCLUSIVE OR GATE
QUAD EXCLUSIVE OR GATE MEDIUM-SPEED OPERATION t PHL =t PLH = 70ns (Typ.) at CL = 50 pf and V DD = 10V QUIESCENT CURRENT SPECIFIED UP TO 20V 5V, 10V AND 15V PARAMETRIC RATINGS INPUT LEAKAGE CURRENT I I
More information74AC244B OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 3.8ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.)
More information74V1G79CTR SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP
SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP HIGH SPEED: f MAX = 180MHz (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH =V NIL = 28% V CC (MIN.) POWER
More information74VHCT00ATTR QUAD 2-INPUT NAND GATE
QUAD 2-INPUT NAND GATE HIGH SPEED: t PD = 5 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2 µa (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN.), V IL = 0.8V (MAX) POWER DOWN PROTECTION
More informationM74HCT574TTR OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING
OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING HIGH SPEED: f MAX = 50MHz (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.)
More informationChapter 4 Logic Functions and Gates
Chapter 4 Logic Functions and Gates CHPTER OJECTIVES Upon successful completion of this chapter, you will be able to: Describe the basic logic functions: ND, OR, and NOT. Draw simple switch circuits to
More informationObsolete Product(s) - Obsolete Product(s)
SYNCHRONOUS PRESETTABLE 4-BIT COUNTER HIGH SPEED: f MAX = 250MHz (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 8µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS V IH = 2V (MIN.), V IL = 0.8V (MAX.)
More informationObsolete Product(s) - Obsolete Product(s)
SINGLE 2-INPUT NAND GATE 5V TOLERANT INPUTS HIGH SPEED: t PD = 4.7ns (MAX.) at V CC =3V LOW POWER DISSIPATION: I CC =1µA (MAX.)atT A =25 C POWER DOWN PROTECTION ON INPUTS AND OUTPUTS SYMMETRICAL OUTPUT
More informationTC74VHC540F, TC74VHC540FT, TC74VHC540FK TC74VHC541F, TC74VHC541FT, TC74VHC541FK
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC540F, TC74VHC540FT, TC74VHC540FK TC74VHC541F, TC74VHC541FT, TC74VHC541FK Octal Bus Buffer TC74VHC540F/FT/FK Inverted, 3-State Outputs TC74VHC541F/FT/FK
More informationTC74VHC14F,TC74VHC14FN,TC74VHC14FT,TC74VHC14FK
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC14F/FN/FT/FK TC74VHC14F,TC74VHC14FN,TC74VHC14FT,TC74VHC14FK Hex Schmitt Inverter The TC74VHC14 is an advanced high speed CMOS SCHMITT INVERTER
More informationNC7WZ86 TinyLogic UHS Dual 2-Input Exclusive-OR Gate
TinyLogic UHS Dual 2-Input Exclusive-OR Gate General Description The NC7WZ86 is a dual 2-Input Exclusive-OR Gate from Fairchild s Ultra High Speed Series of TinyLogic. The device is fabricated with advanced
More informationDS DS Series Dual Peripheral Drivers
DS55451 2 3 4 DS75451 2 3 4 Series Dual Peripheral Drivers General Description Features Y The DS7545X series of dual peripheral drivers is a family of versatile devices designed for use in systems that
More informationTC74VHC08F, TC74VHC08FT, TC74VHC08FK
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC08F/FT/FK TC74VHC08F, TC74VHC08FT, TC74VHC08FK Quad 2-Input AND Gate The TC74VHC08 is an advanced high speed CMOS 2-INPUT AND GATE fabricated
More information74ACT240TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED) HIGH SPEED: t PD = 5ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS V IH = 2V (MIN.), V IL = 0.8V
More informationTC74VHC367F,TC74VHC367FT,TC74VHC367FK TC74VHC368F,TC74VHC368FT,TC74VHC368FK
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC367F,TC74VHC367FT,TC74VHC367FK TC74VHC368F,TC74VHC368FT,TC74VHC368FK Hex Bus Buffer TC74VHC367F/FT/FK Non-Inverted, 3-State Outputs TC74VHC368F/FT/FK
More informationObsolete Product(s) - Obsolete Product(s)
TRIPLE 3-INPUT NOR GATE HIGH SPEED: t PD = 4.1 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2 µa (MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION ON
More informationUNISONIC TECHNOLOGIES CO., LTD CD4541
UNISONIC TECHNOLOGIES CO., LTD CD4541 PROGRAMMABLE TIMER DESCRIPTION The CD4541 programmable timer comprise a 16-stage binary counter, an integrated oscillator for use with an external capacitor and two
More informationTC4093BP, TC4093BF TC4093BP/BF. TC4093B Quad 2-Input NAND Schmitt Triggers. Pin Assignment. Logic Diagram
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4093BP, TC4093BF TC4093B Quad 2-Input NAND Schmitt Triggers The TC4093B is a quad 2-input NAND gate having Schmitt trigger function for all
More information74LCX646TTR LOW VOLT. CMOS OCTAL BUS TRANSCEIVER/REGISTER WITH 5 VOLT TOLERANT INPUTS AND OUTPUTS(3-STATE)
74LCX646 LOW VOLT. CMOS OCTAL BUS TRANSCEIVER/REGISTER WITH 5 VOLT TOLERANT INPUTS AND OUTPUTS(3-STATE) 5V TOLERANT INPUTS AND OUTPUTS HIGH SPEED: t PD = 7.0 ns (MAX.) at V CC = 3V POWER DOWN PROTECTION
More information54AC191 Up/Down Counter with Preset and Ripple Clock
54AC191 Up/Down Counter with Preset and Ripple Clock General Description The AC191 is a reversible modulo 16 binary counter. It features synchronous counting and asynchronous presetting. The preset feature
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. NC7SZ02 TinyLogic UHS 2-Input NOR Gate General Description The NC7SZ02 is
More informationTC4069UBP, TC4069UBF, TC4069UBFT
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4069UBP/UBF/UBFT TC4069UBP, TC4069UBF, TC4069UBFT TC4069UB Hex Inverter TC4069UB contains six circuits of inverters. Since the internal circuit
More informationQuad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS
TECHNICAL DATA Quad 2-Input NAND Gate High-oltage Silicon-Gate CMOS The NAND gates provide the system designer with direct emplementation of the NAND function. Operating oltage Range:.0 to 18 Maximum input
More information