IN THE modern integrated circuit (IC) industry, threedimensional
|
|
- Arthur Barker
- 5 years ago
- Views:
Transcription
1 458 IEEE TRANSACTIONS ON RELIABILITY, VOL. 66, NO. 2, JUNE 2017 R 2 -TSV: A Repairable and Reliable TSV Set Structure Reutilizing Redundancies Jaeseok Park, Minho Cheong, and Sungho Kang, Senior Member, IEEE Abstract Recently, three-dimensional integrated circuit (3-D IC) design has attracted much attention, and the reliability of these systems has become increasingly important. In this paper, a new repairable and reliable through-silicon via (TSV) set structure is proposed. This proposed TSV set structure can be applied to the previous TSV repair structures which require TSV redundancies, and detects a defect or error reutilizing residual TSV redundancies for high reliability of 3-D ICs. Both online test and soft error detection/analysis are supported by the proposed approach. Furthermore, a redundancy-sharing structure is introduced to guarantee a balanced detection rate among TSV sets and a reasonable full detection rate. The experimental results prove that the new approach guarantees high redundancy utilization efficiency and reliability of TSV. Also, they show that defect or error detection is achieved by the proposed TSV set structure. Index Terms 3-D IC, compactor, through-silicon via (TSV), TSV redundancy, TSV redundancy reutilization. ACRONYMS AND ABBREVIATIONS IC Integrated circuit. 3 D Three dimensional. 2 D Two dimensional. TSV Through-silicon via. MISR Multiple-input shift register. 1 D One dimensional. MUX Multiplexer. R 2 -TSV Repairable and reliable TSV. SOC Single-output compactors. IP Intellectual property. NOTATIONS CI max Maximum number of compactor inputs. m Number of compactor outputs. s Number of signal TSVs in a TSV set. r Number of redundant TSVs in a TSV set. R Comparison result between compactor outputs. en Enable signal. OR function output of all R values. E T Manuscript received August 18, 2016; revised November 30, 2016; accepted February 9, Date of publication March 28, 2017; date of current version May 31, This work was supported in part by the Ministry of Trade, Industry & Energy ( ) and in part by the Korea Semiconductor Research Consortium support program for the development of the future semiconductor device. (Corresponding author: Sungho Kang.) Associate Editor: M. Zuo. The authors are with the Computer System and Reliable SOC Laboratory, Department of Electrical and Electronic Engineering, Yonsei University, Seoul , South Korea ( bbajaepjs@soc.yonsei.ac.kr; cmh9292@soc.yonsei.ac.kr; shkang@yonsei.ac.kr). Color versions of one or more of the figures in this paper are available online at Digital Object Identifier /TR E U p n s x N SOC C T Serial data output of all R values. Number of TSV test patterns. Number of TSV sets. Number of XOR stages. Number of single-output compactors. Total defect or error coverage. I. INTRODUCTION IN THE modern integrated circuit (IC) industry, threedimensional (3-D) IC design has become an important area of circuit design as the demand for higher performance and density of ICs increases. The through-silicon via (TSV) is one of the main components of the 3-D IC structure, and it is a vertical electrical link between two layers penetrating through the silicon substrate of a layer [1]. To monitor the quality of components of 3-D ICs including TSVs, all 3-D ICs should pass proper tests; a 3-D IC test is commonly composed of two processes: prebond and postbond tests [2] [8]. The prebond test is executed on each layer when all layer implementations are complete. On the other hand, the postbond test is executed whenever the layers proved in the prebond test are stacked. TSVs should also pass these two test steps. Through these TSV test processes, faulty TSVs are found if any defects exist on the TSVs. The TSV repair process is required to raise yield because even one faulty TSV can cause chip malfunction. In the TSV repair process, the faulty TSVs are interchanged by extra TSVs inserted in TSV sets, which are called TSV redundancies, as in the memory repair procedure. Lots of TSV repair techniques have been researched recently [9] [15]. Commonly, a TSV set contains a fixed number of signal TSVs and TSV redundancies which deliver functional signals, through switches or fuses, from the one layer to the other layer, and the matches between TSVs and functional signals are determined according to the test results that inform the addresses of faulty TSVs. When the TSV repair processes are completed, some TSV redundancies may not be consumed in the TSV repair, and then these residual TSV redundancies remain with no function of signal delivery. As the complexity of ICs rises, such as in 3-D ICs, malfunctions and system failures from overheating and signal interference, happen more often in operation [16]. Therefore, to minimize the loss from these phenomena, the significance of reliability research is emphasized remarkably, not only for components in 2D ICs but also for TSVs between stacked layers in 3-D ICs. Even in dies passing proper tests, some problems such as soft errors and defects from aging may be observed. Therefore, soft error treatment schemes have been proposed and IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See standards/publications/rights/index.html for more information.
2 PARK et al.: R 2 -TSV: A REPAIRABLE AND RELIABLE TSV SET STRUCTURE REUTILIZING REDUNDANCIES 459 improved to enhance the reliability of 2-D ICs. Commonly, these soft error treatment schemes request additional connections to transmit check bits. But, only TSVs can be the additional connections to apply soft error detection techniques to TSVs in 3-D ICs because there is no other signal connection between the layers. Thus, the circuits for TSV reliability should secure additional TSVs. Response compactors are usually used to save output pins which drive the test results from scan-outs [17] [21]. The test stimulus compression techniques that are applied for efficient injection of test stimulus into scan chains must guarantee full recovery after decompression because the values in scan chains should be exactly identical to test pattern before compression. However, in the response compaction techniques, it can be irreversible since the test results compressed by response compaction do not require full recovery. As a result, response compaction reduces the number of compactor outputs. The data collected through the compactor is compared to the reference data, and then the defects are detected from the mismatch between the compacted data and the reference data. The response compaction techniques are commonly divided into two categories: the space compaction and the time compaction. The compactors of space compaction techniques are combinational logical circuits composed of XOR gates, while time compaction techniques apply multiple-input shift registers as compactors. This paper proposes a new TSV set structure which is reliable as well as repairable. It can repair faulty TSVs by using TSV redundancies as in the previous repairable TSV sets, and it can recognize the occurrence of aging defects and soft errors by the reutilization of residuary TSV redundancies. These residuary TSVs are utilized as additional signal routes for detecting defects or errors on TSVs. Section II reviews the previous TSV repair structures and test result compaction schemes, and Section III proposes a reliability-advanced TSV set structure. Section IV evaluates the efficiency of the proposed TSV set and proves that the proposed TSV set performs defect or error detection. Finally, Section V summarizes this paper. II. PREVIOUS WORKS A. TSV Repair Structure To repair faulty TSVs, the circuit designers construct TSV sets including TSV redundancies and a routing logic, as shown in Fig. 1(a) [11], [13] [15]. Many repair structures have been introduced, and they have differences in the switch/fuse box. The yield manager and 3-D IC designer determine the ratio between the signal TSVs and redundant TSV by considering the 3-D IC specification and manufacturing process. For example, in the low-quality TSV implementation process, the TSV defect rate is relatively high, so high-performing TSV repair system is required. To raise repair performance, fewer signal TSVs per one redundant TSV are arranged in a TSV set. The TSV repair schemes assume that TSVs are arranged in plural TSV blocks, and all TSV blocks have no delay problem for TSV repair structure implementation in this TSV arrangement. There are two categories for the TSV repair structure: 1-D and 2-D TSV repair. In the 1-D repair structure, two typical TSV repair structures are proposed: signal switching [11] and signal shifting [13], [14], as shown in Fig. 1(b). Only the TSVs which Fig. 1. Repairable TSV set structure. (a) Overall structure. (b) Signalswitching/shifting structure (1-D TSV repair) [11], [13], [14]. (c) Router-based structure (2-D TSV repair) [15]. include defects are interchanged by the specific extra TSVs in the signal-switching structure. Thus, the good TSVs have no change of routing in this repair structure. However, in the signalshifting structure, links of TSVs including faulty TSVs are rearranged by serial shifting. The signal shifting should reroute much more connections compared to the signal switching, but reduces timing imbalance problem from rerouting connections. In the 2-D repair structure, as shown in Fig. 1(c), the faulty TSVs are replaced by using routers that are composed of three 3-to-1 multiplexers (MUXes), and the router can change connections between signals and TSVs in two directions [15]. From these characteristics, the 2-D repair schemes are superior to 1-D repair schemes in the repair of clustered faults, but require a much higher hardware cost. In all repair concepts, residual TSV redundancies exist if any TSV redundancies are not occupied in the repair step. Practically, almost all TSV redundancies are not used because the TSV defect rate is commonly quite low. In [14], Hsieh and Hwang report that the TSV defect rate value in practical 3-D IC implementation environment exist between 10 4 and However, TSV redundancies are required in cost-efficiency terms. In the case of no TSV redundancy, the 3-D IC should be discarded even though only one TSV has a defect. Even if the defect rate of one TSV is very low, the de-
3 460 IEEE TRANSACTIONS ON RELIABILITY, VOL. 66, NO. 2, JUNE 2017 B. Compaction Compaction schemes are applied to reduce the channel width for data observation. Fig. 2(a) shows a structure example of single-output compactor (SOC). In the compaction theory, the compactor matrix represents the connection among compactor inputs and outputs. The number of rows in the compactor should be equal to that of compactor inputs, while columns match compactor outputs. Therefore, each row or each column in the compactor matrix signifies an input or an output of the compactor. And, each value stands for whether the corresponding input and output are directly connected or not ( connected : 1, unconnected : 0). The compactor shown in Fig. 2(a) is composed of eight inputs and one outputs, and so the compactor matrix of this compactor should contain eight rows and only one column. All values in the matrix should be 1 s because all inputs affect the output in this compactor. This compactor is able to detect odd-numbered defects or errors with no diagnosis. On the other hand, the multiple-output compactors support defect or error diagnosis. To prove that a multiple-output compactor ensures defect or error diagnosis, the corresponding compactor matrix must satisfy the following conditions. Condition 1: Each row contains at least one 1. Condition 2: All rows are distinct. Condition 3: Each row includes odd-numbered 1 s. A row filled with only 0s which does not meet Condition 1 stands for that the corresponding compactor input has no influence on any compactor outputs, and it also means that the defects or errors through this input are undetectable with this compactor. If some rows violate Condition 2, the defects or errors through the corresponding inputs are impossible to be classified. Furthermore, the defects or errors are undetectable when the defects or errors are propagated simultaneously to even-numbered compactor inputs. The compactor matrix containing some rows with even-numbered 1 s against Condition 3 cannot guarantee defect or error detection when defects or errors are propagated to the plural compactor inputs over three. Fig. 2(b) describes a multiple-output compactor satisfying all conditions. The compactors under all conditions guarantee defect or error detection if defects or errors are propagated simultaneously to two- or odd-numbered inputs. In [19], the maximum number of compactor inputs (CI max ) with m compactor outputs is defined as CI max =2 m 1. (1) Fig. 2. Compactors. (a) Example of SOCs. (b) Example of multiple-output compactors. fect occurrence probability on at least one TSV in a 3-D IC is not ignorable. In other words, removing repair system can take immediate cost saving, but it calls eventually huge loss from the yield drop of 3-D IC integration. Therefore, redundant TSVs are mandatory even if the TSV defect rate is quite low. After the TSV repair process, these residual TSV redundancies descend to unnecessary metal lines in the IC. C. Motivation The need for reliability enhancements in 3-D ICs has increased, and some defect or error detection circuits are required to satisfy that need. For this detection circuit, additional connection lines are required for transmitting comparison data from a layer to another layer. Incidentally, the TSV defect rate is quite low, and many TSV redundancies are abandoned. This fact is called the inefficiency in TSV redundancy utilization [22]. This paper proposes a repairable and reliable TSV set (R 2 - TSV) structure that supports all previous TSV repair processes. R 2 -TSV reduces the inefficiency of TSV redundancies by reutilizing residual TSV redundancies, and it raises the reliability of TSV sets by comparing the compacted data of inputs and outputs. III. PROPOSED TSV SET STRUCTURE R 2 -TSV proposes a TSV set structure that supports TSV repair and can detect defects or errors. This paper proposes the following two concepts, which are indicated in Sections III-A and III-B. The concept proposed in Section III-A uses SOCs to compact data, whereas the other concept adopts a multiple-output compactor. The main purpose of R 2 -TSV is the defect/error detection during the operation of 3-D IC products, and defects from aging or soft errors which cause system malfunction can be detected if they affect TSV values. A. R 2 -TSV at the Set Level For easy application to previous repair TSV sets, R 2 -TSV can be applied to TSV sets individually. Fig. 3(a) shows an overall TSV set structure of set-level R 2 -TSV; this TSV set is the jth set of s TSV sets. A TSV set includes s signal TSVs and r TSV redundancies, so the maximum number of available
4 PARK et al.: R 2 -TSV: A REPAIRABLE AND RELIABLE TSV SET STRUCTURE REUTILIZING REDUNDANCIES 461 Fig. 3. Proposed TSV set structure. (a) TSV set structure. (b) Result collection. SOCs is r. The comparison result (R) is obtained by comparing the compacted input data with the compacted output data. The comparison results are 0s in the case of no defect or error, but 1 s can be observed at defect or error occurrences. For this comparison, a connection line between two layers is required because the compacted data of the one layer should be transmitted to the other layer. A residual TSV redundancy is adopted as that connection line if any TSV redundancies are unused in the repair process. The switch/fuse boxes that are composed of transistors or MUXes determine the connections between inputs/outputs and TSVs for supporting TSV repair; they also assign the route of the compactor output. All comparisons are executed if the number of residual TSV redundancies is m or more. However, some comparisons cannot be available if fewer than m TSV redundancies are left after the repair process. For that case, an enable signal for the final XOR function, en, is designed. If there are any invalid comparisons, the corresponding enable signals are set to 0 to hold the related comparison results at 0. The results of comparison (Rs) ofs TSV sets are collected, as shown in Fig. 3(b). An error or defect occurrence is detected by analyzing E T, which is an OR function output of all R values from all TSV sets. E T sends 1 whenever at least one bit of comparison results from all TSV sets contains 1. After observing 1onE T, the TSV sets where defects or errors are involved can be diagnosed by serially shifting out the results in a register through E U, if the analysis is necessary. Fig. 4 presents two examples of set-level R 2 -TSV.Fig.4(a) describes an example with a TSV set structure that contains Fig. 4. Examples of set-level R 2 -TSV. (a) One compactor, two redundancies. (b) Three compactors, three redundancies. six signal TSVs and two TSV redundancies. In this example, one SOC with six inputs is inserted into both layers to compact the TSV inputs and outputs, and the compacted 1-bit-data of the inputs is compared with that of the outputs. This simple example can detect the odd-numbered defects or errors because a SOC is applied. Therefore, only one residual TSV redundancy is required to achieve the comparison. The set-level R 2 -TSV structure can be extended when improved defect or error coverage is requested. The compactors as many as residual TSV redundancies can be available and additional XOR modules increase the defect/error detection coverage. Fig. 4(b) describes another example composed of six TSVs and
5 462 IEEE TRANSACTIONS ON RELIABILITY, VOL. 66, NO. 2, JUNE 2017 Fig. 5. Redundancy-sharing structure. three TSV redundancies with three SOCs. To guarantee coverage increment, all SOCs should cover different input/output combinations. The first compactor, which has the highest priority, should be connected to all TSV inputs or outputs. This requirement guarantees the detection of odd-numbered defects or errors even if only one comparison is available. Then, the detection of half of the even-numbered defects or errors is covered with an additional compactor that covers three inputs or outputs (second XOR module) if two TSV redundancies are available. In the ideal case, a third compactor can cover more than half of the remaining undetectable cases when all comparisons are accomplished. This concept is proved in Section IV. B. Redundancy-Sharing R 2 -TSV There are some limits in the R 2 -TSV structure that was introduced in Section III-A. First, full comparison circuit implementation can fail because some TSV sets can have no residual TSV redundancy. Thus, an imbalance in secure reliability can occur. Second, SOCs can guarantee limited defect or error coverage. If multiple-output compactors are applied, high and stable coverage will be obtained. However, the number of TSV redundancies in a TSV set is not enough to build comparison circuits with multiple-output compactors. To overcome these limits, R 2 -TSV presents an enhanced TSV set structure that shares the redundancies of multiple TSV sets. Fig. 5 shows the overall TSV set structure of redundancy-sharing R 2 -TSV. Multiple-output compactors are located in both layers, and the switch/fuse box assigns connections between compactor and residual TSV redundancies, not of a TSV set but of multiple TSV sets. This structure can use much more residual TSV redundancies for a compactor. Some examples of redundancy-sharing R 2 -TSV are shown in Fig. 6. In the example of Fig. 6(a), with 128 signal TSVs and 32 TSV redundancies, a 1-D repair technique is applied, and a TSV set is composed of four signal TSVs and one redundant TSV. From (1), 128 signals can be covered by an eight-output Fig. 6. Examples of redundancy-sharing R 2 -TSV. (a) 1-D repair (128 STSVs, 32 RTSVs). (b) 2-D repair (128 STSVs, 32 RTSVs). (c) 2-D repair (128 STSVs, 64 RTSVs). compactor. Thus, each compactor output can be assigned to one of the four TSV redundancies. Full comparison will also fail if the four TSV redundancies are all occupied in the TSV repair step. However, the occurrence of full-comparison failure is extremely low in the redundancy-sharing structure, as will be discussed in Section IV. Fig. 6(b) and (c) describes the examples of redundancy-sharing R 2 -TSV with a 2-D repair scheme. Two TSV sets with 2-D repair structures (8 8) share TSV redundancies in Fig. 6(b), and eight TSV sets (4 4) with an identical number of signal TSVs exist in a group of Fig. 6(c). With the second 2-D repair structure, there are 64 redundant TSVs in an R 2 -TSV group, so each compactor output can be assigned to one of the eight TSV redundancies. This enhanced TSV set guarantees the detection of not only an odd number but also of two defects or errors, because the multiple-output compactors are implemented in it.
6 PARK et al.: R 2 -TSV: A REPAIRABLE AND RELIABLE TSV SET STRUCTURE REUTILIZING REDUNDANCIES 463 TABLE I EXAMPLES OF EXTENDED R 2 -TSV Fig. 7. Online test flow with R 2 -TSV. C. Implementation and Application To build a repair system, all TSVs are divided into sets which contain the fixed number of signal TSVs and redundant TSVs, as shown in Fig. 1(a). The application of R 2 -TSV is based on this assumption, and the proposed scheme is applied to all TSV sets. Therefore, regardless of the total number of TSVs in the circuits, intellectual properties (IPs), or processors, R 2 -TSV can be easily implemented. On the contrary, the more the R 2 -TSV required, the more TSVs are constructed in a chip. In the case of huge number of TSVs in a 3-D IC, the adoption of reliability guarantee techniques of TSV is strongly recommended because malfunction threat from TSVs becomes larger. R 2 -TSV is a viable solution with no additional TSV implementation for this problem. R 2 -TSV can be applied to any repair structures which contain TSV redundancies. TSV test techniques which are involved in wafer-level tests are very dependent on the 3-D IC integration process. But, this proposed TSV set structure is utilized for both online test and soft error detection after manufacturing. Therefore, this proposed scheme is independent of the integration methods. R 2 -TSV can improve the reliability of TSV sets through soft error detection and online test. At first, R 2 -TSV can conduct simple and fast online test by the comparison between compactor outputs. As shown in Fig. 7, an online test with R 2 -TSV is executed through the following three steps. Step 1: Monitoring E T E T is observed constantly in the test time, and the occurrence of defects or errors in whole TSV sets can be recognized. Thus, the online test with p test patterns requests p observations through E T for only the fault-existence check. Step 2: Finding faulty TSV sets For faulty TSV set diagnosis, all bits of R values are necessary to be checked. These bits are stored in a serial flip- flop chain which has an output E U, as shown in Fig 3(b). Assume that n TSV sets which contain compactors with s x outputs are constructed in the target 3-D IC. Then, n s x clocks are required for shift-out of R values. This step is executed only after 1 value is collected on E T in Step 1. Step 3: Detail diagnosis (optional) A detail TSV diagnosis can be fulfilled to find faulty TSVs by utilizing test circuits that are built in for TSV test. This step is not necessary if detail fault location is not requested. Some sporadic malfunctions may be generated even though the target ICs include no defect. This phenomenon usually results from soft errors which occur by external causes. This malfunction from soft errors is impossible to be blocked with normal tests because this malfunction occurs intermittently. To detect and block this problem, the relevant signals should be always monitored in system operation. R 2 -TSV is able to detect soft errors of TSVs because signals connected to TSVs can be observed all the time by checking simple data from R 2 -TSV. The involved tasks stop and restart to block malfunctions whenever the occurrences of soft errors are detected. To reduce the range of involved tasks, faulty TSV set diagnosis can be performed just like Step 2 of online test flow. The analysis of R provides the information that indicates which TSV sets generated soft errors; then, the parts or IPs related with those TSV sets can be found. From this analysis, fewer tasks should restart, so unnecessary task executions can be avoided. IV. EXPERIMENTAL RESULTS Set-level R 2 -TSV can raise the defect or error coverage and utilization ratio of unused TSV redundancies by using more SOCs, as shown in Fig. 4(b). Table I shows the defect or error coverage in the set-level R 2 -TSV example including six TSVs and three TSV redundancies, as shown in Fig. 4(b). The defect or error detection coverage is more improved as more unused TSV redundancies are available. Thirty-two cases of occurrence of defect or error can be recognized with only one fully covered SOC because the only odd-numbered defects or errors are possible to be detected. In addition, 16 and 8 additional defect or error cases are covered, respectively, if one and two outputs which are partially covered are available. Thus, R 2 -TSV ensures almost 90% detection coverage when three residual TSV redundancies are available in the example. If N SOC SOC are used for a TSV set that includes s TSVs, the total defect or error coverage (C T ) is defined as ( C T = 2s 2 N SOC 1 ) 2 N SOC (2s 1). (2) The detection coverages according to the number of defects or errors vary in different characteristics of the partial compactor
7 464 IEEE TRANSACTIONS ON RELIABILITY, VOL. 66, NO. 2, JUNE 2017 TABLE II COMPARISON ACCORDING TO THE NUMBER OF SECOND XOR TREE INPUTS IN THE CASE OF A SIX-TSV SET TABLE IV HARDWARE COST COMPARISON (CELLS) TABLE V COMPARISON BETWEEN SET-LEVEL AND R-SHARING R 2 -TSV TABLE III DEFECT COVERAGE ACCORDING TO THE NUMBER OF TSVS IN THE CASE OF TWO RESIDUAL TSV REDUNDANCIES when two residual TSV redundancies are available. Table II shows the coverage difference when the number of inputs of partial compactors is two, three, and five in the case of a TSV set that includes six TSVs. The result of a four-input compactor is the same as that of a two-input compactor. The compactors receive only mismatched values simultaneously in the case of six defects or errors occurrence because the mismatched values are transmitted to all the signals. Therefore, the compactors which have odd-numbered inputs receive odd-numbered mismatched values, and they detect the six defect or error occurrence. With afullxor tree and a second XOR tree, different second XOR trees result in different detectable cases, but the total number of detectable cases is constant when the number of signals in a TSV set is fixed and also identical. Therefore, the overall defect or error coverage is fixed at 76.2%, as shown in Table I. The compactor with three inputs will be the most useful if the probability is higher that fewer defects or errors occur. However, the compactor with five inputs can be the best one if defects or errors are usually generated in an assembled group. Table III shows the defect or error coverage results with various numbers of TSVs in a TSV set when there are two remaining TSV redundancies. The compactors that can catch fewer defects or errors are chosen. The overall coverage of all cases is similar, approximately 50%. In addition, the defect or error coverages according to the number of defects or errors are steady near 50%. Area cost comparison is presented in Table IV. To verify hardware cost for the proposed scheme, the SAED 32/28 nm EDK, which is an open educational design kit, is employed. The number of signal TSVs is assumed to be 128, 256, and 512. For the redundancy-sharing R 2 -TSV, all signal TSVs are included in a group. Additionally, it is assumed that a TSV set composed of four signal TSVs and one redundant TSV, as shown as Fig. 6(a). The 1-D repair structure is small compared to the 2-D repair structure because 2-D repair requires three 3-to-1 MUXes for the signal TSVs. HW1 add stands for the additional hardware cost of the basic R 2 -TSV, and HW2 add means that of redundancy-sharing R 2 -TSV. HW2 add is much greater than HW1 add because the redundancy-sharing R 2 -TSV includes multiple-output compactors that are much larger than the SOCs. As shown in Table V, a simulation was executed to compare the redundancy-sharing R 2 -TSV with the set-level R 2 -TSV. In this simulation, a TSV set is composed of four signal TSVs and one redundant TSV, and a redundancy-sharing R 2 -TSV group includes 128 signal TSVs and 32 redundant TSVs, as shown in Fig. 6(a). The TSV defect rate is assumed to be in this simulation. The redundancy-sharing R 2 -TSV uses multiple-output compactors, so it detects all two defects or errors additionally. Commonly, the defect rate and error probability for TSVs is low, and so the occurrence of four or more defects or errors is extremely rare. For a full detection, all redundancies should be available for the basic R 2 -TSV, but only eight redundancies are required for redundancy-sharing R 2 -TSV. Thus, there is a large difference in full detection probability. In fact, the probability value for redundancy-sharing R 2 -TSV is close to 100%. To clarify this point, the full detection failure probabilities are calculated in Table VI. Defect rate of the TSVs was varied from to 0.03 within the practical TSV defect rate range mentioned in [6]. Table VI shows how small the full detection failure probability is. In the identical condition of simulation related to Table V, the full detection failure probability depends strongly
8 PARK et al.: R 2 -TSV: A REPAIRABLE AND RELIABLE TSV SET STRUCTURE REUTILIZING REDUNDANCIES 465 TABLE VI PROPORTION ANALYSIS OF FULL DETECTION FAILURE IN R-SHARING R 2 -TSV TABLE VIII HARDWARE COST ANALYSIS IN SAMPLE CIRCUITS TABLE VII PROPORTION ANALYSIS OF FULL DETECTION FAILURE IN MASS TSVS TABLE IX YIELD ANALYSIS on the IC process quality. Full detection probability is degenerated as the TSV defect rate becomes worse. However, even in the worst case, the failure probability is still very low. Table VII shows that the R-sharing R 2 -TSV set can be applied practically to products even if the products contain huge number of TSVs. The TSV defect rate is varied from to 0.01 for evaluation in various condition of 3-D IC process quality. In the same manner with Table VI, the full detection failure rate is estimated, and a group of R-sharing R 2 -TSV set includes 128 signal TSVs and 32 redundancies, as shown in Fig. 6(a). In the high-quality process, the failure rate is ignorable even with 2560 signal TSVs. On the other hand, low-quality process causes much higher failure rate, but this rate values are still not enough to bring big concerns. The additional hardware cost can bring reliability degradation. It is known that this degradation increases in linear proportion to physical hardware overhead [23]. Table VIII shows physical hardware cost estimation of three cases of TSV set structures. For this hardware cost analysis, three 3-D IC designs, CKT_A, CKT_B, and CKT_C are employed, and all designs contain hundreds of TSVs. At first, the repair structure requires about 1% hardware overhead compared with the design with only signal TSVs. This overhead includes additional area for redundant TSVs. R-sharing R 2 -TSV set needs extra hardware for building reliability enhancement circuits, and the increment rate of hardware area is estimated as shown in the last column. In this experiment, the R-sharing R 2 -TSV requires around 2% more hardware area, and then the reliability degradation is expected as much as the area increment. This cost is not an ignorable drawback from the proposed TSV set implementation. However, the yield enhancement from the TSV repair solution is enormous, as shown in Table IX. In this simulation, the TSV defect rate is set up as This enhancement is much higher than the cost from additional hardware area, so the TSV repair structure is highly efficient in the view of cost. In the TSV set structures which support TSV repair, the R-sharing R 2 -TSV structure requires more hardware area by about 0.7% than the only repairable TSV set. But, the online test after IC manufacturing is available in the R-sharing R 2 -TSV structure. Furthermore, the proposed scheme raises system reliability by soft error detection. Therefore, the proposed scheme is cost effective even though the additional hardware area is required. V. CONCLUSION In the 3-D IC manufacturing flow, the TSVs that contain defects are repaired by using TSV redundancies after faulty TSVs are analyzed in the TSV test. In the previous repairable TSV set, there is no other use for unused TSV redundancies in a TSV repair. These residual TSV redundancies can be utilized with a new TSV set. In this paper, a new TSV set structure, R 2 -TSV is proposed, which raises the reliability of 3-D ICs by reutilizing residual TSV redundancies. R 2 -TSV is still repairable by supporting any TSV repair structure, and it is reliable by supporting online test and soft error detection. At first, set-level R 2 -TSV is introduced, and it is applied to an each TSV set with a SOC. Moreover, the extended set-level structure is suggested to increase defect or error detection coverages. Finally, to maximize the efficiency of TSV redundancy utilization, the redundancy-sharing structure is proposed using multiple-output compactors. This TSV set structure guarantees full detection possibility over 99.9% in the practical TSV implementation environment.
9 466 IEEE TRANSACTIONS ON RELIABILITY, VOL. 66, NO. 2, JUNE 2017 TABLE X PROPORTION ANALYSIS OF FULL DETECTION FAILURE IN R-SHARING R2-TSV As mentioned in Table X, R 2 -TSV including set-level and redundancy-sharing structures supports TSV repair for satisfying yield, and utilizes unused TSV redundancies to improve reliability of TSV set. In addition, the reliability improvement results from online test and soft error detection with R 2 -TSV, and, especially practical and stable reliability guarantee can be achieved in redundancy-sharing R 2 -TSV. In the proposed TSV set structure, test results are collected from two outputs of set structure, E T and E U, and the data from the two outputs can be analyzed in different priority according to time cost importance. However, an extra hardware area is requested for compactors and switch or fuse boxes. R 2 -TSV is expected to be more promising as the significance of system reliability rises. [12] L. Jiang, Q. Xu, and B. Eklow, On effective TSV repair for 3D-stacked ICs, in Proc. Conf. Des., Autom. Test Eur., 2012, pp [13] I. Loi, S. Mitra, T. H. Lee, S. Fujita, and L. Benini, A low-overhead fault tolerance scheme for TSV-based 3D network on chip links, in Proc. Int. Conf. Comput.-Aided Des., 2008, pp [14] A. Hsieh and T. Hwang, TSV redundancy: Architecture and design issues in 3-D IC, IEEE Trans. Very Large Scale (VLSI) Integr. Syst., vol. 20, no. 4, pp , Apr [15] L. Jiang, Q. Xu, and B. Eklow, On effective through-silicon via repair for 3D-stacked ICs, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 32, no. 4, pp , Apr [16] J. Zhang, L. Yu, H. Yang, Y. L. Xie, F. B. Zhou, and W. Wang, Self-test method and recovery mechanism for high frequency TSV array, in Proc. Int. Conf. VLSI Syst.-Chip, 2011, pp [17] M. C.-T. Chao, S. Wang, S. T. Chakradhar, and K. Cheng, Response shaper: A novel technique to enhance unknown tolerance for output response compaction, in Proc. Int. Conf. Comput.-Aided Des., 2005, pp [18] O. Sinanoglu and S. Almukhaizim, X-align: Improving the scan cell observability of response compactors, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 10, pp , Oct [19] S. Mitra and K. S. Kim, X-compact: An efficient response compaction technique, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 23, no. 3, pp , Mar [20] D. Czysz, G. Mrugalski, N. Mukherjee, J. Rajski, and J. Tyszer, On compaction utilizing inter and intra-correlation of unknown states, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 29, no. 1, pp , Jan [21] S. Kundu, S. Chattopadhyay, I. Sengupta, and R. Kapur, Scan chain masking for diagnosis of multiple chain failures in a space compaction environment, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 7, pp , Jul [22] J. Park and S. Kang, A new TSV set architecture for high reliability, in Proc. Asia Symp. Quality Electron. Des., 2013, pp [23] P. Shivakumar, M. Kistler, S.W. Keckler, D. Burger, and L. Alvisi, Modeling the effect of technology trends on the soft error rate of combinational logic, in Proc. IEEE Int. Conf. Dependable Syst. Netw., 2002, pp REFERENCES [1] E. J. Marinissen, Challenges and emerging solutions in testing TSV- Based 2.5D- and 3D-stacked ICs, in Proc. Des., Autom. Test Eur. Conf. Exhib., 2012, pp [2] P. Chen, C. Wu, and D. Kwai, On-chip testing of blind and opensleeve TSVs for 3D IC before bonding, in Proc. VLSI Test Symp., 2010, pp [3] B. Noia and K. Chakrabarty, Pre-bond probing of TSVs in 3D stacked ICs, in Proc. Int. Test Conf., 2011, pp [4] Y. Huang, J. Li, J. Chen, D. Kwai, Y. Chou, and C. Wu, A built-in selftest scheme for the post-bond test of TSVs in 3D ICs, in Proc. VLSI Test Symp., 2011, pp [5] B. Noia, K. Chakrabarty, S. K. Goel, E. J. Marinissen, and J. Verbree, Test-structure optimization and test scheduling for TSV-based 3-D stacked ICs, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 30, no. 11, pp , Nov [6] C. Wang et al., BIST methodology, architecture and circuits for pre-bond TSV testing in 3D stacking IC systems, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 1, pp , Jan [7] C. Chi, E. J. Marinissen, S. K. Goel, and C. Wu, Low-cost post-bond testing of 3-D ICs containing a passive silicon interposer base, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 22, no. 11, pp , Nov [8] B. Noia, S. Panth, K. Chakrabarty, and S. Lim, Scan test of die logic in 3-D ICs using TSV probing, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 2, pp , Feb [9] Q. Xu, L. Jiang, H. Li, and B. Eklow, Yield enhancement for 3D-stacked ICs: recent advances and challenges, in Proc. Des. Autom. Conf., 2012, pp [10] J. Zhang, L. Yu, H. Yang, Y. L. Xie, and F. B. Zhou, Self-test method and recovery mechanism for high frequency TSV array, in Proc. IEEE/IFIP 19th Int. Conf. VLSI Syst.-Chip, 2011, pp [11] U. Kang et al., 8 Gb 3-D DDR3 DRAM using through-silicon-via technology, IEEE Trans. J. Solid-State Circuits, vol. 45, no. 1, pp , Jan Jaeseok Park received the B.S. degree in electrical and electronic engineering from Yonsei University, Seoul, South Korea, in He is currently working toward the combined Ph.D. degree in the Department of Electrical and Electronic Engineering, Yonsei University. His current research interests include design for testability, built-in self-test, reliability, test algorithms, through-silicon via test, through-silicon via repair, and very large scale integration design. Minho Cheong received the B.S. degree in electrical and electronic engineering from Yonsei University, Seoul, South Korea, in He is currently working toward the combined Ph.D. degree in the Department of Electrical and Electronic Engineering, Yonsei University. His current research interests include through-silicon via repair, reliability, and very large scale integration design. Sungho Kang (M 89 SM 15) received the B.S. degree from Seoul National University, Seoul, South Korea, and the M.S. and Ph.D. degrees in electrical and computer engineering from the University of Texas at Austin, Austin, TX, USA, in He was a Research Scientist in the Schlumberger Laboratory for Computer Science, Schlumberger Inc., Austin, and a Senior Staff Engineer with Semiconductor Systems Design Technology, Motorola Inc., Austin. Since 1994, he has been a Professor in the Department of Electrical and Electronic Engineering, Yonsei University. His current research interests include very-large-scale integration/system-on-chip/3-d IC design and testing, design-for-testability, design-for-manufacturability, and fault tolerant computing.
UNEXPECTED through-silicon-via (TSV) defects may occur
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 36, NO. 10, OCTOBER 2017 1759 Grouping-Based TSV Test Architecture for Resistive Open and Bridge Defects in 3-D-ICs Young-woo
More informationA Scan Shifting Method based on Clock Gating of Multiple Groups for Low Power Scan Testing
A Scan Shifting Meod based on Clock Gating of Multiple Groups for Low Power Scan Testing Sungyoul Seo 1, Yong Lee 1, Joohwan Lee 2, Sungho Kang 1 1 Department of Electrical and Electronic Engineering,
More informationSCAN TEST is a well-established design-for-testability
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 31, NO. 9, SEPTEMBER 2012 1417 X-Canceling MISR Architectures for Output Response Compaction With Unknown Values Joon-Sung
More informationA Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates
A Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates Anil Kumar 1 Kuldeep Singh 2 Student Assistant Professor Department of Electronics and Communication Engineering Guru Jambheshwar
More informationMethods for Reducing the Activity Switching Factor
International Journal of Engineering Research and Development e-issn: 2278-67X, p-issn: 2278-8X, www.ijerd.com Volume, Issue 3 (March 25), PP.7-25 Antony Johnson Chenginimattom, Don P John M.Tech Student,
More informationRecursive Pseudo-Exhaustive Two-Pattern Generator PRIYANSHU PANDEY 1, VINOD KAPSE 2 1 M.TECH IV SEM, HOD 2
Recursive Pseudo-Exhaustive Two-Pattern Generator PRIYANSHU PANDEY 1, VINOD KAPSE 2 1 M.TECH IV SEM, HOD 2 Abstract Pseudo-exhaustive pattern generators for built-in self-test (BIST) provide high fault
More informationA BIST Circuit for Fault Detection Using Recursive Pseudo- Exhaustive Two Pattern Generator
Vol.2, Issue.3, May-June 22 pp-676-681 ISSN 2249-6645 A BIST Circuit for Fault Detection Using Recursive Pseudo- Exhaustive Two Pattern Generator K. Nivitha 1, Anita Titus 2 1 ME-VLSI Design 2 Dept of
More informationLow-Power Multipliers with Data Wordlength Reduction
Low-Power Multipliers with Data Wordlength Reduction Kyungtae Han, Brian L. Evans, and Earl E. Swartzlander, Jr. Dept. of Electrical and Computer Engineering The University of Texas at Austin Austin, TX
More informationOscillation Ring Test Using Modified State Register Cell For Synchronous Sequential Circuit
I J C T A, 9(15), 2016, pp. 7465-7470 International Science Press Oscillation Ring Test Using Modified State Register Cell For Synchronous Sequential Circuit B. Gobinath* and B. Viswanathan** ABSTRACT
More informationMDSI: Signal Integrity Interconnect Fault Modeling and Testing for SoCs
JOURNAL OF ELECTRONIC TESTING: Theory and Applications 23, 357 362, 2007 * 2007 Springer Science + Business Media, LLC Manufactured in The United States. DOI: 10.1007/s10836-006-0630-0 MDSI: Signal Integrity
More informationA Novel Low-Power Scan Design Technique Using Supply Gating
A Novel Low-Power Scan Design Technique Using Supply Gating S. Bhunia, H. Mahmoodi, S. Mukhopadhyay, D. Ghosh, and K. Roy School of Electrical and Computer Engineering, Purdue University, West Lafayette,
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationHigh Speed Binary Counters Based on Wallace Tree Multiplier in VHDL
High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL E.Sangeetha 1 ASP and D.Tharaliga 2 Department of Electronics and Communication Engineering, Tagore College of Engineering and Technology,
More informationEECS 579 Fall What is Testing?
EECS 579 Fall 2001 Recap Text (new): Essentials of Electronic Testing by M. Bushnell & V. Agrawal, Kluwer, Boston, 2000. Class Home Page: http://www.eecs.umich.edu/courses/eecs579 Lecture notes and other
More informationDesign of Baugh Wooley Multiplier with Adaptive Hold Logic. M.Kavia, V.Meenakshi
International Journal of Scientific & Engineering Research, Volume 6, Issue 4, April-2015 105 Design of Baugh Wooley Multiplier with Adaptive Hold Logic M.Kavia, V.Meenakshi Abstract Mostly, the overall
More informationTotally Self-Checking Carry-Select Adder Design Based on Two-Rail Code
Totally Self-Checking Carry-Select Adder Design Based on Two-Rail Code Shao-Hui Shieh and Ming-En Lee Department of Electronic Engineering, National Chin-Yi University of Technology, ssh@ncut.edu.tw, s497332@student.ncut.edu.tw
More informationPropagation Delay Analysis of a Soft Open Defect inside a TSV
Kondo et al.: Propagation Delay Analysis (1/8) [Short Note] Propagation Delay Analysis of a Soft Open Defect inside a TSV Shohei Kondo, Hiroyuki Yotsuyanagi, and Masaki Hashizume Institute of Technology
More informationDesign of Area and Power Efficient FIR Filter Using Truncated Multiplier Technique
Design of Area and Power Efficient FIR Filter Using Truncated Multiplier Technique TALLURI ANUSHA *1, and D.DAYAKAR RAO #2 * Student (Dept of ECE-VLSI), Sree Vahini Institute of Science and Technology,
More informationModified Booth Encoding Multiplier for both Signed and Unsigned Radix Based Multi-Modulus Multiplier
Modified Booth Encoding Multiplier for both Signed and Unsigned Radix Based Multi-Modulus Multiplier M.Shiva Krushna M.Tech, VLSI Design, Holy Mary Institute of Technology And Science, Hyderabad, T.S,
More informationX-Canceling MISR - New Approach for X-Tolerant Output Compaction
X-Canceling MISR - New Approach for X-Tolerant Output Compaction Nur A. Touba Computer Engineering Research Center Dept. of Electrical and Computer Engineering University of Texas at Austin INTRODUCTION
More informationA Novel Encoding Scheme for Cross-Talk Effect Minimization Using Error Detecting and Correcting Codes
International Journal of Electronics and Electrical Engineering Vol. 2, No. 4, December, 2014 A Novel Encoding Scheme for Cross-Talk Effect Minimization Using Error Detecting and Correcting Codes Souvik
More informationZhan Chen and Israel Koren. University of Massachusetts, Amherst, MA 01003, USA. Abstract
Layer Assignment for Yield Enhancement Zhan Chen and Israel Koren Department of Electrical and Computer Engineering University of Massachusetts, Amherst, MA 0003, USA Abstract In this paper, two algorithms
More informationSIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS
INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 SIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS 1 T.Thomas Leonid, 2 M.Mary Grace Neela, and 3 Jose Anand
More informationRECENT technology trends have lead to an increase in
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, SEPTEMBER 2004 1581 Noise Analysis Methodology for Partially Depleted SOI Circuits Mini Nanua and David Blaauw Abstract In partially depleted silicon-on-insulator
More informationSUCCESSIVE approximation register (SAR) analog-todigital
426 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 62, NO. 5, MAY 2015 A Novel Hybrid Radix-/Radix-2 SAR ADC With Fast Convergence and Low Hardware Complexity Manzur Rahman, Arindam
More informationDesign Automation for IEEE P1687
Design Automation for IEEE P1687 Farrokh Ghani Zadegan 1, Urban Ingelsson 1, Gunnar Carlsson 2 and Erik Larsson 1 1 Linköping University, 2 Ericsson AB, Linköping, Sweden Stockholm, Sweden ghanizadegan@ieee.org,
More informationTesting of Complex Digital Chips. Juri Schmidt Advanced Seminar
Testing of Complex Digital Chips Juri Schmidt Advanced Seminar - 11.02.2013 Outline Motivation Why testing is necessary Background Chip manufacturing Yield Reasons for bad Chips Design for Testability
More informationPHASE-LOCKED loops (PLLs) are widely used in many
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 3, MARCH 2011 149 Built-in Self-Calibration Circuit for Monotonic Digitally Controlled Oscillator Design in 65-nm CMOS Technology
More informationA design of 16-bit adiabatic Microprocessor core
194 A design of 16-bit adiabatic Microprocessor core Youngjoon Shin, Hanseung Lee, Yong Moon, and Chanho Lee Abstract A 16-bit adiabatic low-power Microprocessor core is designed. The processor consists
More informationDesign of an optimized multiplier based on approximation logic
ISSN:2348-2079 Volume-6 Issue-1 International Journal of Intellectual Advancements and Research in Engineering Computations Design of an optimized multiplier based on approximation logic Dhivya Bharathi
More informationData Word Length Reduction for Low-Power DSP Software
EE382C: LITERATURE SURVEY, APRIL 2, 2004 1 Data Word Length Reduction for Low-Power DSP Software Kyungtae Han Abstract The increasing demand for portable computing accelerates the study of minimizing power
More informationTesting Digital Systems II. Problem: Fault Diagnosis
Testing Digital Systems II Lecture : Logic Diagnosis Instructor: M. Tahoori Copyright 26, M. Tahoori TDSII: Lecture Problem: Fault Diagnosis test patterns Circuit Under Diagnosis (CUD) expected response
More informationA 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.3, JUNE, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.3.287 ISSN(Online) 2233-4866 A 10-Gb/s Multiphase Clock and Data Recovery
More informationREDUCING power consumption and enhancing energy
548 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 63, NO. 6, JUNE 2016 A Low-Voltage PLL With a Supply-Noise Compensated Feedforward Ring VCO Sung-Geun Kim, Jinsoo Rhim, Student Member,
More informationA Low Complexity and Highly Robust Multiplier Design using Adaptive Hold Logic Vaishak Narayanan 1 Mr.G.RajeshBabu 2
IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online): 2321-0613 A Low Complexity and Highly Robust Multiplier Design using Adaptive Hold Logic Vaishak
More informationMarket and technology trends in advanced packaging
Close Market and technology trends in advanced packaging Executive OVERVIEW Recent advances in device miniaturization trends have placed stringent requirements for all aspects of product manufacturing.
More informationParallel vs. Serial Inter-plane communication using TSVs
Parallel vs. Serial Inter-plane communication using TSVs Somayyeh Rahimian Omam, Yusuf Leblebici and Giovanni De Micheli EPFL Lausanne, Switzerland Abstract 3-D integration is a promising prospect for
More informationAn Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors
An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors T.N.Priyatharshne Prof. L. Raja, M.E, (Ph.D) A. Vinodhini ME VLSI DESIGN Professor, ECE DEPT ME VLSI DESIGN
More informationDOUBLE DATA RATE (DDR) technology is one solution
54 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 2, NO. 6, JUNE 203 All-Digital Fast-Locking Pulsewidth-Control Circuit With Programmable Duty Cycle Jun-Ren Su, Te-Wen Liao, Student
More informationExploring the Basics of AC Scan
Page 1 of 8 Exploring the Basics of AC Scan by Alfred L. Crouch, Inovys This in-depth discussion of scan-based testing explores the benefits, implementation, and possible problems of AC scan. Today s large,
More informationSINCE the performance of personal computers (PCs) has
334 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 5, MAY 2010 Multi-Slot Main Memory System for Post DDR3 Jaejun Lee, Sungho Lee, and Sangwook Nam, Member, IEEE Abstract This
More informationA New network multiplier using modified high order encoder and optimized hybrid adder in CMOS technology
Inf. Sci. Lett. 2, No. 3, 159-164 (2013) 159 Information Sciences Letters An International Journal http://dx.doi.org/10.12785/isl/020305 A New network multiplier using modified high order encoder and optimized
More informationTHE content-addressable memory (CAM) is one of the most
254 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 1, JANUARY 2005 A 0.7-fJ/Bit/Search 2.2-ns Search Time Hybrid-Type TCAM Architecture Sungdae Choi, Kyomin Sohn, and Hoi-Jun Yoo Abstract This paper
More informationSelf-Checking Carry-Select Adder Design Based on Two-Pair Two-Rail Checker
Self-Checking Carry-Select Adder Design Based on Two-Pair Two-Rail Checker P.S.D.Lakshmi 1, K.Srinivas 2, R.Satish Kumar 3 1 M.Tech Student, 2 Associate Professor, 3 Assistant Professor Department of ECE,
More informationDESIGN OF LOW POWER MULTIPLIER USING COMPOUND CONSTANT DELAY LOGIC STYLE
DESIGN OF LOW POWER MULTIPLIER USING COMPOUND CONSTANT DELAY LOGIC STYLE 1 S. DARWIN, 2 A. BENO, 3 L. VIJAYA LAKSHMI 1 & 2 Assistant Professor Electronics & Communication Engineering Department, Dr. Sivanthi
More informationOn Built-In Self-Test for Adders
On Built-In Self-Test for s Mary D. Pulukuri and Charles E. Stroud Dept. of Electrical and Computer Engineering, Auburn University, Alabama Abstract - We evaluate some previously proposed test approaches
More informationNovel Zero-Current-Switching (ZCS) PWM Switch Cell Minimizing Additional Conduction Loss
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 49, NO. 1, FEBRUARY 2002 165 Novel Zero-Current-Switching (ZCS) PWM Switch Cell Minimizing Additional Conduction Loss Hang-Seok Choi, Student Member, IEEE,
More informationA Novel Designing Approach for Low Power Carry Select Adder M. Vidhya 1, R. Muthammal 2 1 PG Student, 2 Associate Professor,
A Novel Designing Approach for Low Power Carry Select Adder M. Vidhya 1, R. Muthammal 2 1 PG Student, 2 Associate Professor, ECE Department, GKM College of Engineering and Technology, Chennai-63, India.
More informationInternational Journal of Computer Engineering and Applications, Volume XI, Issue XI, Nov. 17, ISSN
International Journal of Computer Engineering and Applications, Volume XI, Issue XI, Nov. 17, www.ijcea.com ISSN 2321-3469 DESIGN OF DADDA MULTIPLIER WITH OPTIMIZED POWER USING ANT ARCHITECTURE M.Sukanya
More informationDesign of CMOS Based PLC Receiver
Available online at: http://www.ijmtst.com/vol3issue10.html International Journal for Modern Trends in Science and Technology ISSN: 2455-3778 :: Volume: 03, Issue No: 10, October 2017 Design of CMOS Based
More informationA 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier
852 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 7, JULY 2002 A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier Ryuichi Fujimoto, Member, IEEE, Kenji Kojima, and Shoji Otaka Abstract A 7-GHz low-noise amplifier
More informationLow-Complexity High-Order Vector-Based Mismatch Shaping in Multibit ΔΣ ADCs Nan Sun, Member, IEEE, and Peiyan Cao, Student Member, IEEE
872 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 12, DECEMBER 2011 Low-Complexity High-Order Vector-Based Mismatch Shaping in Multibit ΔΣ ADCs Nan Sun, Member, IEEE, and Peiyan
More informationA Novel Approach to 32-Bit Approximate Adder
A Novel Approach to 32-Bit Approximate Adder Shalini Singh 1, Ghanshyam Jangid 2 1 Department of Electronics and Communication, Gyan Vihar University, Jaipur, Rajasthan, India 2 Assistant Professor, Department
More informationUniversal Multilevel DC-DC Converter with Variable Conversion Ratio, High Compactness Factor and Limited Isolation Feature
Universal Multilevel DC-DC Converter with Variable Conversion Ratio, High Compactness Factor and Limited Isolation Feature Faisal H. Khan 1 Leon M. Tolbert 2 1 Electric Power Research Institute (EPRI)
More informationDesign A Redundant Binary Multiplier Using Dual Logic Level Technique
Design A Redundant Binary Multiplier Using Dual Logic Level Technique Sreenivasa Rao Assistant Professor, Department of ECE, Santhiram Engineering College, Nandyala, A.P. Jayanthi M.Tech Scholar in VLSI,
More informationNovel implementation of Data Encoding and Decoding Techniques for Reducing Power Consumption in Network-on-Chip
Novel implementation of Data Encoding and Decoding Techniques for Reducing Power Consumption in Network-on-Chip Rathod Shilpa M.Tech, VLSI Design and Embedded Systems, Department of Electronics & CommunicationEngineering,
More informationIEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 2, FEBRUARY A Regulated Charge Pump With Small Ripple Voltage and Fast Start-Up
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 2, FEBRUARY 2006 425 A Regulated Charge Pump With Small Ripple Voltage and Fast Start-Up Jae-Youl Lee, Member, IEEE, Sung-Eun Kim, Student Member, IEEE,
More informationLow Power Error Correcting Codes Using Majority Logic Decoding
RESEARCH ARTICLE OPEN ACCESS Low Power Error Correcting Codes Using Majority Logic Decoding A. Adline Priya., II Yr M. E (Communicasystems), Arunachala College Of Engg For Women, Manavilai, adline.priya@yahoo.com
More informationENHANCING SPEED AND REDUCING POWER OF SHIFT AND ADD MULTIPLIER
ENHANCING SPEED AND REDUCING POWER OF SHIFT AND ADD MULTIPLIER 1 ZUBER M. PATEL 1 S V National Institute of Technology, Surat, Gujarat, Inida E-mail: zuber_patel@rediffmail.com Abstract- This paper presents
More informationAn All-digital Delay-locked Loop using a Lock-in Pre-search Algorithm for High-speed DRAMs
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.6, DECEMBER, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.6.825 ISSN(Online) 2233-4866 An All-digital Delay-locked Loop using
More informationDESIGN OF PARALLEL MULTIPLIERS USING HIGH SPEED ADDER
DESIGN OF PARALLEL MULTIPLIERS USING HIGH SPEED ADDER Mr. M. Prakash Mr. S. Karthick Ms. C Suba PG Scholar, Department of ECE, BannariAmman Institute of Technology, Sathyamangalam, T.N, India 1, 3 Assistant
More informationA New Adaptive Analog Test and Diagnosis System
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 49, NO. 2, APRIL 2000 223 A New Adaptive Analog Test and Diagnosis System Érika F. Cota, Marcelo Negreiros, Luigi Carro, and Marcelo Lubaszewski
More informationA Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, OL.13, NO.5, OCTOBER, 2013 http://dx.doi.org/10.5573/jsts.2013.13.5.459 A Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier Geontae
More informationDESIGN AND TEST OF CONCURRENT BIST ARCHITECTURE
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 4, Issue. 7, July 2015, pg.21
More informationOptimization of energy consumption in a NOC link by using novel data encoding technique
Optimization of energy consumption in a NOC link by using novel data encoding technique Asha J. 1, Rohith P. 1M.Tech, VLSI design and embedded system, RIT, Hassan, Karnataka, India Assistent professor,
More informationTHE functionality of a 3-D integrated circuit (IC) strongly
78 IEEE TRANSACTIONS ON COMPONTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL., NO., NOVEMBER 2 Pre-Bond and Post-Bond Test and Signal Recovery Structure to Characterize and Repair Defect Induced Signal
More informationA VLSI Implementation of Fast Addition Using an Efficient CSLAs Architecture
A VLSI Implementation of Fast Addition Using an Efficient CSLAs Architecture N.SALMASULTHANA 1, R.PURUSHOTHAM NAIK 2 1Asst.Prof, Electronics & Communication Engineering, Princeton College of engineering
More informationDesign and Implementation of Truncated Multipliers for Precision Improvement and Its Application to a Filter Structure
Vol. 2, Issue. 6, Nov.-Dec. 2012 pp-4736-4742 ISSN: 2249-6645 Design and Implementation of Truncated Multipliers for Precision Improvement and Its Application to a Filter Structure R. Devarani, 1 Mr. C.S.
More informationIJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 07, 2017 ISSN (online):
IJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 07, 2017 ISSN (online): 2321-0613 Analysis of High Performance & Low Power Shift Registers using Pulsed Latch Technique
More informationDesign of High-Performance Intra Prediction Circuit for H.264 Video Decoder
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.9, NO.4, DECEMBER, 2009 187 Design of High-Performance Intra Prediction Circuit for H.264 Video Decoder Jihye Yoo, Seonyoung Lee, and Kyeongsoon Cho
More informationINTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Design of Fir Filter Using Area and Power Efficient Truncated Multiplier R.Ambika *1, S.Siva Ranjani 2 *1 Assistant Professor,
More informationDESIGN OF MULTIPLE CONSTANT MULTIPLICATION ALGORITHM FOR FIR FILTER
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 3, March 2014,
More informationA Review of Clock Gating Techniques in Low Power Applications
A Review of Clock Gating Techniques in Low Power Applications Saurabh Kshirsagar 1, Dr. M B Mali 2 P.G. Student, Department of Electronics and Telecommunication, SCOE, Pune, Maharashtra, India 1 Head of
More informationPOWER GATING. Power-gating parameters
POWER GATING Power Gating is effective for reducing leakage power [3]. Power gating is the technique wherein circuit blocks that are not in use are temporarily turned off to reduce the overall leakage
More informationA Novel Multiplier Design using Adaptive Hold Logic to Mitigate BTI Effect
GRD Journals Global Research and Development Journal for Engineering International Conference on Innovations in Engineering and Technology (ICIET) - 2016 July 2016 e-issn: 2455-5703 A Novel Multiplier
More informationPerformance Comparison of Pass Transistor and CMOS Logic Configuration based De-Multiplexers
Performance Comparison of Pass Transistor and CMO Logic Configuration based De-Multiplexers Arun Pratap ingh Rathod, Praveen Lakhera, A. K. Baliga, Poornima Mittal and Brijesh Kumar Department of Electronics
More informationImplementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST
ǁ Volume 02 - Issue 01 ǁ January 2017 ǁ PP. 06-14 Implementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST Ms. Deepali P. Sukhdeve Assistant Professor Department
More informationINTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY
INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK DESIGN OF LOW POWER MULTIPLIERS USING APPROXIMATE ADDER MR. PAWAN SONWANE 1, DR.
More informationA Multiplexer-Based Digital Passive Linear Counter (PLINCO)
A Multiplexer-Based Digital Passive Linear Counter (PLINCO) Skyler Weaver, Benjamin Hershberg, Pavan Kumar Hanumolu, and Un-Ku Moon School of EECS, Oregon State University, 48 Kelley Engineering Center,
More informationA Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop
A Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop Seong-Jin An 1 and Young-Shig Choi 2 Department of Electronic Engineering, Pukyong National University
More informationDynamic thermal management for 3D multicore processors under process variations
LETTER Dynamic thermal management for 3D multicore processors under process variations Hyejeong Hong, Jaeil Lim, Hyunyul Lim, and Sungho Kang a) School of Electrical and Electronic Engineering, Yonsei
More informationFOR HIGH SPEED LOW POWER APPLICATIONS USING RADIX-4 MODIFIED BOOTH ENCODER
International Journal of Advancements in Research & Technology, Volume 4, Issue 6, June -2015 31 A SPST BASED 16x16 MULTIPLIER FOR HIGH SPEED LOW POWER APPLICATIONS USING RADIX-4 MODIFIED BOOTH ENCODER
More informationAn Optimized Design of High-Speed and Energy- Efficient Carry Skip Adder with Variable Latency Extension
An Optimized Design of High-Speed and Energy- Efficient Carry Skip Adder with Variable Latency Extension Monisha.T.S 1, Senthil Prakash.K 2 1 PG Student, ECE, Velalar College of Engineering and Technology
More informationVLSI Implementation of Auto-Correlation Architecture for Synchronization of MIMO-OFDM WLAN Systems
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.3, SEPTEMBER, 2010 185 VLSI Implementation of Auto-Correlation Architecture for Synchronization of MIMO-OFDM WLAN Systems Jongmin Cho*, Jinsang
More informationAN EFFICIENT APPROACH TO MINIMIZE POWER AND AREA IN CARRY SELECT ADDER USING BINARY TO EXCESS ONE CONVERTER
AN EFFICIENT APPROACH TO MINIMIZE POWER AND AREA IN CARRY SELECT ADDER USING BINARY TO EXCESS ONE CONVERTER K. RAMAMOORTHY 1 T. CHELLADURAI 2 V. MANIKANDAN 3 1 Department of Electronics and Communication
More informationDeadlock-free Routing Scheme for Irregular Mesh Topology NoCs with Oversized Regions
JOURNAL OF COMPUTERS, VOL. 8, NO., JANUARY 7 Deadlock-free Routing Scheme for Irregular Mesh Topology NoCs with Oversized Regions Xinming Duan, Jigang Wu School of Computer Science and Software, Tianjin
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationIN RECENT years, the phase-locked loop (PLL) has been a
430 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 6, JUNE 2010 A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm Chia-Tsun Wu, Wen-Chung Shen,
More informationPRIORITY encoder (PE) is a particular circuit that resolves
1102 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 64, NO. 9, SEPTEMBER 2017 A Scalable High-Performance Priority Encoder Using 1D-Array to 2D-Array Conversion Xuan-Thuan Nguyen, Student
More informationA Novel 128-Bit QCA Adder
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 5, August 2014, PP 81-88 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) A Novel 128-Bit QCA Adder V Ravichandran
More informationDesign of Parallel Prefix Tree Based High Speed Scalable CMOS Comparator for converters
Design of Parallel Prefix Tree Based High Speed Scalable CMOS Comparator for converters 1 M. Gokilavani PG Scholar, Department of ECE, Indus College of Engineering, Coimbatore, India. 2 P. Niranjana Devi
More informationAn Advanced Contrast Enhancement Using Partially Overlapped Sub-Block Histogram Equalization
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 11, NO. 4, APRIL 2001 475 An Advanced Contrast Enhancement Using Partially Overlapped Sub-Block Histogram Equalization Joung-Youn Kim,
More informationAn Efficient Reconfigurable Fir Filter based on Twin Precision Multiplier and Low Power Adder
An Efficient Reconfigurable Fir Filter based on Twin Precision Multiplier and Low Power Adder Sony Sethukumar, Prajeesh R, Sri Vellappally Natesan College of Engineering SVNCE, Kerala, India. Manukrishna
More information2 Assoc Prof, Dept of ECE, George Institute of Engineering & Technology, Markapur, AP, India,
ISSN 2319-8885 Vol.03,Issue.30 October-2014, Pages:5968-5972 www.ijsetr.com Low Power and Area-Efficient Carry Select Adder THANNEERU DHURGARAO 1, P.PRASANNA MURALI KRISHNA 2 1 PG Scholar, Dept of DECS,
More informationCombining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns
1224 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 12, DECEMBER 2008 Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A.
More informationHigh Performance Low-Power Signed Multiplier
High Performance Low-Power Signed Multiplier Amir R. Attarha Mehrdad Nourani VLSI Circuits & Systems Laboratory Department of Electrical and Computer Engineering University of Tehran, IRAN Email: attarha@khorshid.ece.ut.ac.ir
More informationIN THE high power isolated dc/dc applications, full bridge
354 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 21, NO. 2, MARCH 2006 A Novel Zero-Current-Transition Full Bridge DC/DC Converter Junming Zhang, Xiaogao Xie, Xinke Wu, Guoliang Wu, and Zhaoming Qian,
More informationMICROFLUIDICS lab-on-chip technology has made
250 IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 4, NO. 4, AUGUST 2010 Digital Microfluidic Logic Gates and Their Application to Built-in Self-Test of Lab-on-Chip Yang Zhao, Student Member,
More informationLow Complexity Cross Parity Codes for Multiple and Random Bit Error Correction
3/18/2012 Low Complexity Cross Parity Codes for Multiple and Random Bit Error Correction M. Poolakkaparambil 1, J. Mathew 2, A. Jabir 1, & S. P. Mohanty 3 Oxford Brookes University 1, University of Bristol
More informationINTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET)
INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET) International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 ISSN 0976-6480 (Print) ISSN
More information