An Ultra-Low-Power 15-bit Digitally Controlled Oscillator with High Resolution
|
|
- Grant Gilmore
- 5 years ago
- Views:
Transcription
1 Journal of Emerging Trends in Engineering and Applied Sciences (JETEAS) 2 (2): Scholarlink Research Institute Journals, 2011 (ISSN: ) jeteas.scholarlinkresearch.org Journal of Emerging Trends in Engineering and Applied Sciences (JETEAS) 2 (2): (ISSN: ) An Ultra-Low-Power 15-bit Digitally Controlled Oscillator with High Resolution asser Erfani Majd and Mojtaba Lotfizad Department of Electrical and Computer Engineering Tarbiat Modares University (TMU) Tehran, Iran Corresponding Author: asser Erfani Majd Abstract In this paper, an ultra low power 15-bit digitally controlled oscillator is proposed. The proposed DCO is designed based on a segmental coarse-tuning stage and employs hysteresis delay cell (HDC) and digitally controlled varactor (DCV) in the fine-tuning stage. The proposed circuit has a simple structure, and the power consumption of this design is very low. Simulation of proposed DCO using TSMC 180nm model achieves controllable frequency range of 205MHz ~ 925MHz with a wide linearity. Monte Carlo simulation demonstrates that the time-period jitter due to random power supply fluctuation is under 90 ps and the power consumption is 255µW at 205MHz with 1.8V power supply. Keywords: digitally controlled oscillator (DCO); low power; resolution; linearity; jitter I TRODUCTIO PHASE-LOCKED LOOP (PLL) is a very important clocking circuit for many digital systems such as digital communication and microprocessor (Sheng et al., 2006). Traditional PLLs are designed by analog approaches. However, as supply voltage decreases, both gain and frequency range need to be trades off in voltage-controlled oscillator (VCO) which is most important block in PLL. In addition, due to serious leakage current problem, it is hard to design a chargepump circuit in more advanced process technology. Thus, it needs more design efforts to integrate analog PLLs in SoC with lower supply voltage and advanced process. Furthermore, as technology migrates, the analog blocks need to re-designed. In contrast, alldigital phase-locked loop (ADPLL) (Sheng et al., 2006; Dunning et al., 1995; Olsson and Nilsson, 2004; Chung et al., 2003; Staszewski et al., 2007) uses the cell-based design approaches, so it can be easily integrated into the digital system (Sheng et al., 2006). The digitally controlled oscillator (DCO) is the heart of ADPLL. Just like the Voltage-controlled oscillator (VCO) in PLL (Sheng et al., 2006). DCO dominates the major performance of ADPLL such as power consumption and jitter, and hence is the most important of such clocking circuits (Sheng et al., 2006; Dunning et al., 1995; Olsson and Nilsson, 2004; Chung et al., 2003; Staszewski et al., 2007) However, it is reported (Yuan Yu et al., 2007) that 50%~70% power consumption of an ADPLL comes from the DCO, playing the major bottleneck in total power reduction. In other words, power reduction in a DCO design effectively cuts down the overall system power, especially in low-power SoC applications (Chen et al., 2009). Basically, two main techniques exist for designing a fine resolution in DCO. One technique changes the MOS driving strength dynamically using a fixed capacitance loading and achieves a fine resolution (Lin et al., 2004) Meanwhile, the other uses the shunt capacitor technique to fine-tune the capacitance loading and achieves high resolution (Staszewski et al.,2003; Raha et al., 2002). A standard cell description of the DCO simplifies the design and can be easily ported to different process. A simple DCO that directly uses an inverter ring is presented in (Olsson and P. Nilsson, 2003), but has insufficient resolution for most applications. Another DCO example consists of bank of tri-state inverter buffers (Roth et al., 2003). The delay resolution in this case can be controlled by the number of enable buffers. However, (Roth et al., 2003) has the disadvantages of large silicon area and high power consumption. The Or-And-Inverter (OAI) cells are proposed to enhance resolution by different input pattern combinations; however linearity remains be solved (Raha et al., 2002). Although digitally controlled varactor (DCV) has a good performance in resolution and linearity (Chen et al., 2005), it is hard to take a few cells to provide wider operation range, As a result, large power consumption is demanded due to many DCV cells to maintain an acceptable operating range. The proposed DCO in this paper has largely resolved these problems. Fig.1 shows block diagram of the proposed DCO. Our proposed DCO can save power consumption and keep resolution. To provide control code-to-delay 323
2 linearity and wide operating range the proposed DCO uses cascading structure for both coarse-tuning and fine-tuning stages. We used the following techniques to reduce the power consumption of the circuit. When the DCO operates in high frequency, the desired delay time is short. Thus the some segmental delay cells (two-input OR gates) in the coarse-tuning-stage can be disable and the power consumption can be reduces. Two-input OR gate consumes less power than two-input AND gate because of the lower switching activity, so we used the two-input OR gates in the coarse-tuning-stage delay cells. In the finetuning stage, hysteresis delay cell (HDC) is proposed to reduce the number of short-delay cells. Also the pass selector MUX which is used in our proposed DCO applies transmission gates instead of tri-statebuffers to select the coarse-tuning-stage output path so it costs less area and lower power consumption than the conventional MUXs. (b) (c) Fig. 2. Proposed digitally controlled oscillator. (a) Coarse-tuning-stage with two input OR gates (b) path selector MUX (multi stage transmission gates). (c) Fine-tuning stage PROPOSED DIGITALLY CO TROLLED OSCILLATOR Structure of Proposed DCO Fig. 2 shows the structure of proposed cell-based DCO with 15 bits binary weighted control. The proposed DCO structure is separated into two stages: the coarse-tuning stage and the fine-tuning stage the higher five bits of the control code are for coarse tuning stage, and lower eight bits are for the finetuning stage. The coarse-tuning stage is composed of 31 two-input OR gates and the 32-to-1 path selector MUX which can provide 32 different delay values by selecting different delay path organized by these 31 two-input OR. In the conventional coarse-tuning stages reported in (Sheng et al., 2006; Chung et al., 2003; Chen et al., 2005). The coarse tuning stage delay cell is composed of buffers. When delay line is request to provide higher operation frequency, a shorter delay path is selected and the rest delay cells will not be used. However, these delay cells are not disabled. To reduce power consumption as the operating frequency changes, some enabling input controlled signals (EN [30:0]) are set low level to disable those redundant two-input OR gates, leading to save power consumption. Two input OR gate consumes less power than two-input AND gate because of the lower switching activity, so we used the two-input OR gates in the coarse-tuning-stage delay cells. The proposed 32-to-1 path selector MUX architecture is implemented with transmission gates and costs less area and lower power consumption than the conventional path selector MUXs which had used tri-state buffers in their structure. In order to reduce the loading capacitance of path selector MUX output, the path selector MUX is partitioned into two stages. in first stage, every 8 coarse-tuning delay cells will select a partial output, and the second stage path selector will select the final output. The proposed Coarse-tuning stage and path selector MUX are shown in Fig. 2 (a) and (b). 324
3 Second in order to increase resolution of DCO, a fine-tuning stage is added into the DCO design as shown in Fig. 2(c). To achieve better resolution and less power consumption, this fine-tuning stage is divided into three different substages. The delay steps of these fine-tuning substages are different; delay cells of the first stage and third stage have the largest and smallest delay step, respectively. So, delay cell of the third-tuning stage determines the DCO LSB resolution and controllable range of the first finetuning stage can cover delay step of the coarse-tuning stage easily. It should be noted that the controllable range of each stage is larger than the delay step of previous stage. As a result, the cascading DCO structure does not have any dead zone larger than the LSB resolution of DCO. Since the HDC can provide larger delay step than DCV, the first fine-tuning stage employs 4 HDCs to reduce the number of DCV cells, leading to save power consumption. Finally, in order to further increase the DCO resolution, the 2 nd and 3 rd fine tuning stages are added. These stages employ different DCVs to improve resolution. The operation concept of DCV is to control the gate capacitance of logic gate with input state to adjust the delay time. The second and third fine-tuning stages employ 32 two input NOR and 8 tri-state inverter, respectively. The gate capacitance of two-input NOR DCVs are changed by control signals (F2_EN [0] ~ F2_EN [31]) and the gate capacitance of tri-state inverters DCVs are changed by the control signals (F3_EN [0] ~ F3_EN [7]), As the gate capacitance of DCV changes, the delay of 2 nd and 3 rd fine-tuning stages can be adjusted. Digitally Controlled Varactors (DCVs) and Hysteresis Delay Cells (HDCs) Fig. 3 shows digitally controlled varactor cell (DCV) using two-input NOR gate and hysteresis delay cell (HDC). The operation concept of DCV is to control the gate capacitance of logic gate with input state to adjust the delay time. In Fig. 3, the NOR gate capacitance at node N2 depends on control node F2_EN s value. The total gate capacitance of NOR gate varies with F2_EN input states. The equivalent circuit of two-input NOR DCV cell is shown in Fig. 3. An initial capacitance (C I ) parallels with a capacitance difference ( C). The F2_EN input controls the capacitance difference ( C) in the N2 node. A two-input NAND gate can also be applied to DCV design but it consumes more power than twoinput NOR DCV so we used two-input NOR in our proposed design. Fig. 3 also shown the HDCs used in the fine-tuning stage and each of which contains one inverter (INV2) and one tri-state inverter (TINV). As the input state of control (F1_EN [0] ~ F1_EN [3]) of TINV in HDC changes, different delay of the third fine-tuning stage can be obtained. The operation concept of HDC is to control driving current to obtain different propagation delay. When TINV of the HDC is enabled, the output signal of enable TINV has the hysteresis phenomenon in the transition state to produce different delay times from the delay chain. The propagation delay T P from N 1 to N 2 is a function of loading capacitance and equivalent resistance of turnon MOS (Rabaey, 2003) and is given by: (1) Where C L is the loading capacitance of N 2, R eqn, and R eqp are equivalent resistance of NMOS and PMOS in the driving inverter (INV1), respectively. In the general operating situation, C L remains as constant value. But, the equivalent resistance of turn-on MOS in INV1 varies with saturation current and drain source voltage and is expressed by: (2) where I D is the saturation current of transistor device. When TINV is enable, since the input signal of TINV (N 3 ) does not Fig. 3. HDC and two-input NOR DCV and its equivalent circuit with C capacitance Fig. 4. Hysteresis phenomenon of HDC Loading capacitance of 2 node vary with the input of INV1 (N 1 ) instantaneously, it will sink the inverse current I 2 to reduce the effective driving current from I 1 to I 3. This leads to enlarge delay time of delay chain. Fig.4 shows the hysteresis phenomenon of this HDC. In the beginning, N 1 and N 3 remain at high level and N 2 is at low level. As N 1 level changes from high to low, the signal level of N 2 attempt to vary from low to high. However, because N 3 remains at high level for a while (delayed by INV2), TINV sinks the inverse current to slow down 325
4 pull-high speed of N 2. Thus, (2) should be rewritten as follow: (3) The effective driving current changes from I 1D to I 1D -I 2D as TINV is enabled. In addition, based on the different driving capability tri-state inverters in a given cell library, a set of different delay steps of HDC can be constructed for specified DCO requirement. Performance Comparison between the Proposed Structure and Other DCO Structures In order to performance comparison, the published approaches are designed and simulated using TSMC 180nm model and then compare with our proposed DCO. The performance comparisons are divided into three parts: coarse tuning stage comparison, path selector MUX comparison and fine tuning stage comparison. Coarse- Stage Performance Comparisons In the coarse-tuning stage, we design and simulate the conventional delay line of path-selection type by two-inverter delay cells for power consumption comparisons. For fair comparisons, both conventional and the proposed coarse-tuning stages have the same operation range. The simulation results of power consumption in different operation frequencies are shown in Table 1. As compared with conventional approaches, the proposed coarse-tuning stage can reduce 85% and 15% of power consumption at 746MHz and 225MHz, respectively. Because the number of disable redundant delay scheme has different power reduction ratio in different operation frequencies. Table I: Power Comparisons Of Different Coarse- Designs 225 MHz 746MHz Proposed design 78.97µW 37.5µW Conventional design 90.49µW 243.8µW Path Selector MUX Performance Comparisons The proposed path selector MUX architecture is implemented with transmission gates and costs less area and lower power consumption than the conventional path selector MUXs which had used tristate buffers in their structure. In the path selector MUX stage, we design and simulate the conventional path selector MUXs by tri-state buffers for power consumption comparisons. The simulation results of power consumption are shown in Table 2. As compared with conventional approaches, the proposed path selector MUX stage can reduce 40% of power consumption at 746MHz. Table II: Performance Comparisons of Different Path Selector MUX Designs Power@746MHz Number of transistors Proposed 32-to- 1 MUX with transmission 13µW 72 gates Conventional buffers 32-to-1 MUX with tri-state 22µW 216 Fine- Stage Performance Comparisons In the cell-based design approach, many designs apply DCM or DCV to construct fine-tuning stage. For fair comparisons, these designs are rebuilt under the similar operation range and number of control bit. The rebuilt fine-tuning stages by different approaches are: DCV type (Approach I) (Chen et al., 2005), and combination of DCM and DCV type (Approach II) (Sheng et al., 2006). The performance comparisons simulated at 225MHz at 1.8V and typical corner cases, are summarized in Table 3. Table III: Performance Comparisons with Different Fine- power@225mhz Gate Count Proposed 194µW 48 Approach I (Chen et 920µW 128 al., 2005) Approach II (Sheng et al., 2006) 410µW 80 Note that all of them have a similar performance in LSB resolution. But, in term of power consumption and area, the proposed design has significant improvement. Since the HDC can replace many DCV cells to obtain wider operating range. The number of delay cells connected with each driving inverter and loading capacitance can be reduced, leading to save power consumption and gate counts well. The reduction ratios are 79.l%, and 53.2% as compare with approach I, approach II, respectively. SIMULATIO RESULTS The proposed DCO is evaluated in TSMC 180nm and 1.8V power supply. The power consumption of the proposed DCO, at 205 MHz frequency is 255µW. Table 4 shows the delay step and operation range of different tuning stages in the proposed DCO. It shows that the controllable range of each stage is larger than the step of previous stage. And the finest step of 3 rd fine-tuning stage determines the DCO resolution. Thus the proposed DCO can achieve high resolution with 0.95ps. In addition to DCO resolution, the proposed DCO has a good linearity as shown in Fig
5 Table IV: Simulation Results of Step/Range of Stage Range (ps) Step (ps) Coarse- 1 st Fine- 2 nd Fine rd Fine The jitter performance of the proposed DCO is evaluated at 550MHz by monte carlo simulation using Gaussian distribution function taking into account 8% variation in supply voltage. Simulation results are shown in Fig. 6. by overlapping every cycle period. A 90ps time-period Jitter is measured. Fig. 6. Time-period jitter of the proposed DCO (Monte Carlo analysis) Table 5 lists the comparisons with a few recent stateof-the-arts DCO designs. The proposed DCO achieves the finest LSB resolution and the highest operating frequency. In addition, the proposed DCO consumes less power than the others Fig. 5. Linearity of DCO TABLE V: Comparison with Existing DCOs (Maymandinejad Function and (Chen et al., (Chung et al., Proposed (Zhao and (Raha et DCO Kim,2008) al., 2002) Sachdev., 2005) 2003) 2005) Technology (µm) Supply Voltage (V) DCO Control Word Length LSB Resolution (ps) DCO output frequency 18 ~ ~ ~ ~ 485 (MHz) 45 ~ 510 Power Consumption 170 ~ 340 µw 18mW@ 205MHz 800MHz 150MHz (static only) 200MHz 500 MHz Portability Yes NO NO NO YES YES CO CLUSIO In this paper, an ultra low power and high-resolution DCO has been proposed. Proposed DCO has a segmental course tuning stage and a fine-tuning stage with three substages which are implemented with HDC and different DCVs. also it has a proposed multistage path selector MUX which apply transmission gates in its structure and costs less area and lower power consumption than the conventional path selector MUXs which had used tri-state buffers in their structure. Simulation of the proposed DCO using TSMC 180nm model achieves a frequency of 205MHz ~ 925MHz and power consumption of 255 µw at 205 MHz and 1.8V power supply and 0.95ps resolution. REFERE CES C. Chung and C. Lee (2003). An all-digital phaselocked loop for high-speed clock generation, IEEE J. Solid-State Circuits, vol. 38, 2003, pp D. Sheng, C.-C.Chung, and C,-Y. Lee (2006). A Fast- Locke-In ADPLL with High-Resolution and Low- Power DCO for SoC Applications, in Pros. IEEE VLSI-DAT, 2006, PP
6 E. Roth, M. Thalmann, N. Felber, and W. Fichtner (2003). A delay-line based DCO for multimedia applications using digital standard cells only, in Dig. Tech. Papers ISSCC 03, 2003, pp J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls (1995). An all-digital phase-locked loop with 50- cycle lock time suitable for high performance microprocessors, IEEE J. Solid-State Circuits, vol. 30, 1995, pp J. Lin, B. Haroun, T.Foo, J.-S. Wang, B. Helmick, S. Randall, T.May-hugh, C. Barr, and j. Kirkpartick (2004). A PVT tolerant 0.18 MHz to 600 MHz selfcalibrated digital PLL in 90 nm CMOS process, in Dig. Tech. Papers ISSCC 04, 2004, pp R.B. Staszewski, D. Leipold, K. Muhammand, and P.T. Balsara (2003). Digitally controlled Oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometet CMOS process, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 2003, vol. 50, no. 11, pp T. Olsson and P. Nilsson (2003). Portable digital clock generator for digital signal processing applications, Electron. Lett., vol. 39, 2003 pp T.Olsson and P.Nilsson (2004). A digitally controlled PLL for SoC application, IEEE J. Solid-state Circuits, Vol.39, 2004, no. 5, pp J. M. Rabaey, (2003). Digital Integrated Circuits - A Design Perspective, second ed. Englewood Cliffs, Nj: Prentice-Hall. J. Zhao and Y. Kim (2008). A 12-bit digitally controlled oscillator with low power consumption, 51st Midwest Symposium on Circuits and Systems 2008, pp Jun-Yuan Yu, et al (2007). An All-Digital Phase- Frequency Tunable Clock Generator for Wireless OFDM Communication, in Proc. IEEE Int. Conf. SoC, 2007, pp M. Chen, J. Yu and C. Lee (2009). A Sub-100µW Area-Efficient Digitally-Controlled Oscillator Based on Hysteresis Delay Cell Topologies, IEEE Solid- State Circuits, 2009, pp M. Maymandi-nejad and M. Sachdev (2005). A monotonic digitally controlled delay element, IEEE J. solid-state Circuits, 2005, vol. 40, no. 11, pp P. Raha, S. Randall, R. Jennings, B. Helmick, A. Amerasekera, and B.Haroun (2002). A robust digital delay line architecture in a 0.13-_m CMOS technology node for reduced design and process sensitivities, in Proc. ISQED 02, 2002, pp P.-L. Chen, C.-C. Chung, and C.-Y. Lee (2005). A portable digitally controlled oscillator using novel varactors, IEEE Transactions on Circuits and Systems II, vol. 52, 2005, no. 5, pp R. B. Staszewski, D. Leipold, K. Muhammad, and P. T. balsara (2007). All digital PLL with ultra fast settling, IEEE Trans. Circuits Syst. II, Exp. Vriefs, vol. 54, 2007, no. 2, pp
An Ultra-Low-Power 15-bit Digitally Controlled Oscillator with High Resolution
Journal of Emerging Trends in Engineering and Applied Sciences (JETEAS) 2 (1): 184-189 Scholarlink Research Institute Journals, 2011 (ISSN: 2141-7016) jeteas.scholarlinkresearch.org Journal of Emerging
More informationA Novel Low Power Digitally Controlled Oscillator with Improved linear Operating Range
A Novel Low Power Digitally Controlled Oscillator with Improved linear Operating Range Nasser Erfani Majd, Mojtaba Lotfizad Abstract In this paper, an ultra low power and low jitter 12bit CMOS digitally
More informationA Monotonic, low power and high resolution digitally controlled oscillator
A Monotonic, low power and high resolution digitally controlled oscillator Rashin asadi, Mohsen saneei nishar.a@eng.uk.ac.ir, msaneei@uk.ac.ir Paper Reference Number: ELE-3032 Name of the Presenter: Rashin
More informationLow Power CMOS Digitally Controlled Oscillator Manoj Kumar #1, Sandeep K. Arya #2, Sujata Pandey* 3 and Timsi #4
Low CMOS Digitally Controlled Oscillator Manoj Kumar #1, Sandeep K. Arya #2, Sujata Pandey* 3 and Timsi #4 # Department of Electronics & Communication Engineering Guru Jambheshwar University of Science
More informationA Monotonic and Low-Power Digitally Controlled Oscillator Using Standard Cells for SoC Applications
A Monotonic and Low-Power Digitally Controlled Oscillator Using Standard Cells for SoC Applications Duo Sheng, Ching-Che Chung, and Jhih-Ci Lan Department of Electrical Engineering, Fu Jen Catholic University,
More informationPHASE-LOCKED loops (PLLs) are widely used in many
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 3, MARCH 2011 149 Built-in Self-Calibration Circuit for Monotonic Digitally Controlled Oscillator Design in 65-nm CMOS Technology
More informationResearch Article A Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops
VLSI Design Volume 200, Article ID 94670, pages doi:0.55/200/94670 Research Article A Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops Jun Zhao and Yong-Bin Kim Department of
More informationA Low Power Digitally Controlled Oscillator Using 0.18um Technology
A Low Power Digitally Controlled Oscillator Using 0.18um Technology R. C. Gurjar 1, Rupali Jarwal 2, Ulka Khire 3 1, 2,3 Microelectronics and VLSI Design, Electronics & Instrumentation Engineering department,
More informationFast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications
Fast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications Duo Sheng 1a), Ching-Che Chung 2,andChen-YiLee 1 1 Department of Electronics Engineering & Institute of
More informationA Low-Power and Portable Spread Spectrum Clock Generator for SoC Applications
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 A Low-Power and Portable Spread Spectrum Clock Generator for SoC Applications Duo Sheng, Ching-Che Chung, and Chen-Yi Lee Abstract In
More informationA wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology
A wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology Ching-Che Chung 1a), Duo Sheng 2, and Sung-En Shen 1 1 Department of Computer Science & Information
More informationDesign of Low Noise 16-bit CMOS Digitally Controlled Oscillator
Design of Low Noise 16-bit CMOS Digitally Controlled Oscillator Nitin Kumar #1, Manoj Kumar *2 # Ganga Institute of Technology & Management 1 nitinkumarvlsi@gmail.com * Guru Jambheshwar University of Science
More informationEnergy Efficient and High Speed Charge-Pump Phase Locked Loop
Energy Efficient and High Speed Charge-Pump Phase Locked Loop Sherin Mary Enosh M.Tech Student, Dept of Electronics and Communication, St. Joseph's College of Engineering and Technology, Palai, India.
More informationDesign and Analysis of a Portable High-Speed Clock Generator
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 48, NO. 4, APRIL 2001 367 Design and Analysis of a Portable High-Speed Clock Generator Terng-Yin Hsu, Chung-Cheng
More informationOptimization of Digitally Controlled Oscillator with Low Power
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. I (Nov -Dec. 2015), PP 52-57 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Optimization of Digitally Controlled
More informationAS THE DATA rate demanded by multimedia system
424 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 59, NO. 7, JULY 2012 An All-Digital Large-N Audio Frequency Synthesizer for HDMI Applications Ching-Che Chung, Member, IEEE, Duo Sheng,
More informationA Frequency Synthesis of All Digital Phase Locked Loop
A Frequency Synthesis of All Digital Phase Locked Loop S.Saravanakumar 1, N.Kirthika 2 M.E.VLSI DESIGN Sri Ramakrishna Engineering College Coimbatore, Tamilnadu 1 s.saravanakumar21@gmail.com, 2 kirthi.com@gmail.com
More informationA 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor
LETTER IEICE Electronics Express, Vol.9, No.24, 1842 1848 A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor Yangyang Niu, Wei Li a), Ning
More informationCase5:08-cv PSG Document Filed09/17/13 Page1 of 11 EXHIBIT
Case5:08-cv-00877-PSG Document578-15 Filed09/17/13 Page1 of 11 EXHIBIT N ISSCC 2004 Case5:08-cv-00877-PSG / SESSION 26 / OPTICAL AND Document578-15 FAST I/O / 26.10 Filed09/17/13 Page2 of 11 26.10 A PVT
More informationA fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI
LETTER IEICE Electronics Express, Vol.1, No.15, 1 11 A fully synthesizable injection-locked PLL with feedback current output DAC in 8 nm FDSOI Dongsheng Yang a), Wei Deng, Aravind Tharayil Narayanan, Rui
More informationAcounter-basedall-digital spread-spectrum clock generatorwithhighemi reductionin65nmcmos
LETTER IEICE Electronics Express, Vol.10, No.6, 1 6 Acounter-basedall-digital spread-spectrum clock generatorwithhighemi reductionin65nmcmos Ching-Che Chung 1a), Duo Sheng 2, and Wei-Da Ho 1 1 Department
More informationA 2.7 to 4.6 GHz Multi-Phase High Resolution and Wide Tuning Range Digitally-Controlled Oscillator in CMOS 65nm
A 2.7 to 4.6 GHz Multi-Phase High Resolution and Wide Tuning Range Digitally-Controlled Oscillator in CMOS 65nm J. Gorji Dept. of E.E., Shahed University Tehran, Iran j.gorji@shahed.ac.ir M. B. Ghaznavi-Ghoushchi
More informationSingle-Stage Vernier Time-to-Digital Converter with Sub-Gate Delay Time Resolution
Circuits and Systems, 2011, 2, 365-371 doi:10.4236/cs.2011.24050 Published Online October 2011 (http://www.scirp.org/journal/cs) Single-Stage Vernier Time-to-Digital Converter with Sub-Gate Delay Time
More informationA Low Power Single Phase Clock Distribution Multiband Network
A Low Power Single Phase Clock Distribution Multiband Network A.Adinarayana Asst.prof Princeton College of Engineering and Technology. Abstract : Frequency synthesizer is one of the important elements
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationA fast lock-in all-digital phase-locked loop in 40-nm CMOS technology
LETTER IEICE Electronics Express, Vol.13, No.17, 1 10 A fast lock-in all-digital phase-locked loop in 40-nm CMOS technology Ching-Che Chung a) and Chi-Kuang Lo Department of Computer Science & Information
More informationRECENT advances in integrated circuit (IC) technology
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 3, MARCH 2007 247 A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy Volodymyr
More informationA Digital Clock Multiplier for Globally Asynchronous Locally Synchronous Designs
A Digital Clock Multiplier for Globally Asynchronous Locally Synchronous Designs Thomas Olsson, Peter Nilsson, and Mats Torkelson. Dept of Applied Electronics, Lund University. P.O. Box 118, SE-22100,
More informationCHAPTER 2 LITERATURE SURVEY
10 CHAPTER 2 LITERATURE SURVEY 2.1 INTRODUCTION Semiconductor technology provides a powerful means for implementation of analog, digital and mixed signal circuits for high speed systems. The high speed
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationSCALING power supply has become popular in lowpower
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 59, NO. 1, JANUARY 2012 55 Design of a Subthreshold-Supply Bootstrapped CMOS Inverter Based on an Active Leakage-Current Reduction Technique
More informationInvestigation on Performance of high speed CMOS Full adder Circuits
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Investigation on Performance of high speed CMOS Full adder Circuits 1 KATTUPALLI
More informationECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique
ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2
More informationDigitally Controlled Delay Lines
IOSR Journal of VLSI and gnal Processing (IOSR-JVSP) Volume, Issue, Ver. I (May. -Jun. 0), PP -7 e-issn: 00, p-issn No. : 7 www.iosrjournals.org Digitally Controlled Delay Lines Mr. S Vinayaka Babu Abstract:
More informationIN RECENT years, the phase-locked loop (PLL) has been a
430 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 6, JUNE 2010 A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm Chia-Tsun Wu, Wen-Chung Shen,
More informationHigh Speed NP-CMOS and Multi-Output Dynamic Full Adder Cells
High Speed NP-CMOS and Multi-Output Dynamic Full Adder Cells Reza Faghih Mirzaee, Mohammad Hossein Moaiyeri, Keivan Navi Abstract In this paper we present two novel 1-bit full adder cells in dynamic logic
More informationAn Optimized DAC Timing Strategy in SAR ADC with Considering the Overshoot Effect
Journal of Electrical and Electronic Engineering 2015; 3(2): 19-24 Published online March 31, 2015 (http://www.sciencepublishinggroup.com/j/jeee) doi: 10.11648/j.jeee.20150302.12 ISSN: 2329-1613 (Print);
More informationDesign of Low Power Vlsi Circuits Using Cascode Logic Style
Design of Low Power Vlsi Circuits Using Cascode Logic Style Revathi Loganathan 1, Deepika.P 2, Department of EST, 1 -Velalar College of Enginering & Technology, 2- Nandha Engineering College,Erode,Tamilnadu,India
More informationDESIGN FOR LOW-POWER USING MULTI-PHASE AND MULTI- FREQUENCY CLOCKING
3 rd Int. Conf. CiiT, Molika, Dec.12-15, 2002 31 DESIGN FOR LOW-POWER USING MULTI-PHASE AND MULTI- FREQUENCY CLOCKING M. Stojčev, G. Jovanović Faculty of Electronic Engineering, University of Niš Beogradska
More informationISSN:
High Frequency Power Optimized Ring Voltage Controlled Oscillator for 65nm CMOS Technology NEHA K.MENDHE 1, M. N. THAKARE 2, G. D. KORDE 3 Department of EXTC, B.D.C.O.E, Sevagram, India, nehakmendhe02@gmail.com
More informationA Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1
IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 01, 2014 ISSN (online): 2321-0613 A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power
More informationDesigning of Low-Power VLSI Circuits using Non-Clocked Logic Style
International Journal of Advancements in Research & Technology, Volume 1, Issue3, August-2012 1 Designing of Low-Power VLSI Circuits using Non-Clocked Logic Style Vishal Sharma #, Jitendra Kaushal Srivastava
More informationVoltage Controlled Ring Oscillator Design with Novel 3 Transistors XNOR/XOR Gates
Circuits and Systems, 2011, 2, 190-195 doi:10.4236/cs.2011.23027 Published Online July 2011 (http://www.scirp.org/journal/cs) Voltage Controlled Ring Oscillator Design with Novel 3 Transistors XNOR/XOR
More informationUltra-low voltage high-speed Schmitt trigger circuit in SOI MOSFET technology
Ultra-low voltage high-speed Schmitt trigger circuit in SOI MOSFET technology Kyung Ki Kim a) and Yong-Bin Kim b) Department of Electrical and Computer Engineering, Northeastern University, Boston, MA
More informationDOUBLE DATA RATE (DDR) technology is one solution
54 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 2, NO. 6, JUNE 203 All-Digital Fast-Locking Pulsewidth-Control Circuit With Programmable Duty Cycle Jun-Ren Su, Te-Wen Liao, Student
More informationA Fast-Locking All-Digital Phase-Locked Loop with a Novel Counter-Based Mode Switching Controller
A Fast-Locking All-Digital Phase-Locked Loop with a Novel Counter-Based Mode Switching Controller Guangming Yu, Yu Wang, Huazhong Yang and Hui Wang Department of Electrical Engineering Tsinghua National
More informationIMPLEMENTATION OF POWER GATING TECHNIQUE IN CMOS FULL ADDER CELL TO REDUCE LEAKAGE POWER AND GROUND BOUNCE NOISE FOR MOBILE APPLICATION
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN 2249-684X Vol.2, Issue 3 Sep 2012 97-108 TJPRC Pvt. Ltd., IMPLEMENTATION OF POWER
More informationDesign of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop
Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop Shaik. Yezazul Nishath School Of Electronics Engineering (SENSE) VIT University Chennai, India Abstract This paper outlines
More informationA CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE
A CMOS CURRENT CONTROLLED RING OSCILLATOR WI WIDE AND LINEAR TUNING RANGE Abstract Ekachai Leelarasmee 1 1 Electrical Engineering Department, Chulalongkorn University, Bangkok 10330, Thailand Tel./Fax.
More informationKeywords Divide by-4, Direct injection, Injection locked frequency divider (ILFD), Low voltage, Locking range.
Volume 6, Issue 4, April 2016 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Design of CMOS
More informationDesign Of Low Power Cmos High Performance True Single Phase Clock Dual Modulus Prescaler
RESEARCH ARTICLE OPEN ACCESS Design Of Low Power Cmos High Performance True Single Phase Clock Dual Modulus Prescaler Ramesh.K 1, E.Velmurugan 2, G.Sadiq Basha 3 1 Department of Electronics and Communication
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationDelay-Locked Loop Using 4 Cell Delay Line with Extended Inverters
International Journal of Electronics and Electrical Engineering Vol. 2, No. 4, December, 2014 Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters Jefferson A. Hora, Vincent Alan Heramiz,
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationA Low Power and Area Efficient Full Adder Design Using GDI Multiplexer
A Low Power and Area Efficient Full Adder Design Using GDI Multiplexer G.Bramhini M.Tech (VLSI), Vidya Jyothi Institute of Technology. G.Ravi Kumar, M.Tech Assistant Professor, Vidya Jyothi Institute of
More informationHigh Performance Low-Power Signed Multiplier
High Performance Low-Power Signed Multiplier Amir R. Attarha Mehrdad Nourani VLSI Circuits & Systems Laboratory Department of Electrical and Computer Engineering University of Tehran, IRAN Email: attarha@khorshid.ece.ut.ac.ir
More informationLETTER A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation
196 LETTER A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation Ching-Yuan YANG a), Member and Jung-Mao LIN, Nonmember SUMMARY In this letter, a 1.25-Gb/s 0.18-µm
More informationDesign of 2.4 GHz Oscillators In CMOS Technology
Design of 2.4 GHz Oscillators In CMOS Technology Mr. Pravin Bodade Department of electronics engineering Priyadarshini College of engineering Nagpur, India prbodade@gmail.com Ms. Divya Meshram Department
More informationCMOS Current Starved Voltage Controlled Oscillator Circuit for a Fast Locking PLL
IEEE INDICON 2015 1570186537 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 60 61 62 63
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationA Digitally Programmable Delay Element: Design and Analysis
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 11, NO. 5, OCTOBER 2003 871 A Digitally Programmable Delay Element: Design and Analysis Mohammad Maymandi-Nejad and Manoj Sachdev,
More informationImplementation of Low Power High Speed Full Adder Using GDI Mux
Implementation of Low Power High Speed Full Adder Using GDI Mux Thanuja Kummuru M.Tech Student Department of ECE Audisankara College of Engineering and Technology. Abstract The binary adder is the critical
More informationNOVEL OSCILLATORS IN SUBTHRESHOLD REGIME
NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME Neeta Pandey 1, Kirti Gupta 2, Rajeshwari Pandey 3, Rishi Pandey 4, Tanvi Mittal 5 1, 2,3,4,5 Department of Electronics and Communication Engineering, Delhi Technological
More informationPower-Area trade-off for Different CMOS Design Technologies
Power-Area trade-off for Different CMOS Design Technologies Priyadarshini.V Department of ECE Sri Vishnu Engineering College for Women, Bhimavaram dpriya69@gmail.com Prof.G.R.L.V.N.Srinivasa Raju Head
More informationA Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control
A Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control Sooho Cha, Chunseok Jeong, and Changsik Yoo A phase-locked loop (PLL) is described which is operable from 0.4 GHz to 1.2
More informationAll-digital ramp waveform generator for two-step single-slope ADC
All-digital ramp waveform generator for two-step single-slope ADC Tetsuya Iizuka a) and Kunihiro Asada VLSI Design and Education Center (VDEC), University of Tokyo 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-0032,
More informationA Low Phase Noise LC VCO for 6GHz
A Low Phase Noise LC VCO for 6GHz Mostafa Yargholi 1, Abbas Nasri 2 Department of Electrical Engineering, University of Zanjan, Zanjan, Iran 1 yargholi@znu.ac.ir, 2 abbas.nasri@znu.ac.ir, Abstract: This
More informationAn Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band
More informationDesign and Analysis of Low Power Comparator Using Switching Transistors
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 2, Ver. III (Mar-Apr. 2014), PP 25-30 e-issn: 2319 4200, p-issn No. : 2319 4197 Design and Analysis of Low Power Comparator Using
More informationA Monotonic Digitally Programmable Delay Element for Low Power VLSI Applications
International Journal of Scientific and Research Publications, Volume 3, Issue 3, March 2013 1 A Monotonic Digitally Programmable Delay Element for Low Power VLSI Applications S.Jayasudha*, B.Ganga Devi**
More informationLow Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique
Low Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique M.Padmaja 1, N.V.Maheswara Rao 2 Post Graduate Scholar, Gayatri Vidya Parishad College of Engineering for Women, Affiliated to JNTU,
More informationLow Power Glitch Free Delay Lines
Low Power Glitch Free Delay Lines Y.Priyanka 1, Dr. N.Ravi Kumar 2 1 PG Student, Electronics & Comm. Engineering, Anurag Engineering College, Kodad, T.S, India 2 Professor, Electronics & Comm. Engineering,
More informationA High-Speed 64-Bit Binary Comparator
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834, p- ISSN: 2278-8735. Volume 4, Issue 5 (Jan. - Feb. 2013), PP 38-50 A High-Speed 64-Bit Binary Comparator Anjuli,
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationDesign of 10-bit current steering DAC with binary and segmented architecture
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 13, Issue 3 Ver. III (May. June. 2018), PP 62-66 www.iosrjournals.org Design of 10-bit current
More informationTHE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL
THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL IN CMOS TECHNOLOGY L. Majer, M. Tomáška,V. Stopjaková, V. Nagy, and P. Malošek Department of Microelectronics, Slovak Technical University, Ilkovičova 3, Bratislava,
More informationDouble Stage Domino Technique: Low- Power High-Speed Noise-tolerant Domino Circuit for Wide Fan-In Gates
Double Stage Domino Technique: Low- Power High-Speed Noise-tolerant Domino Circuit for Wide Fan-In Gates R Ravikumar Department of Micro and Nano Electronics, VIT University, Vellore, India ravi10ee052@hotmail.com
More informationPerformance of a Resistance-To-Voltage Read Circuit for Sensing Magnetic Tunnel Junctions
Performance of a Resistance-To-Voltage Read Circuit for Sensing Magnetic Tunnel Junctions Michael J. Hall Viktor Gruev Roger D. Chamberlain Michael J. Hall, Viktor Gruev, and Roger D. Chamberlain, Performance
More informationDesign of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power Applications
International Journal of Engineering Inventions e-issn: 2278-7461, p-issn: 2319-6491 Volume 3, Issue 11 (June 2014) PP: 1-7 Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power
More informationDesign of Two High Performance 1-Bit CMOS Full Adder Cells
Int. J. Com. Dig. Sys. 2, No., 47-52 (23) 47 International Journal of Computing and Digital Systems -- An International Journal @ 23 UOB CSP, University of Bahrain Design of Two High Performance -Bit CMOS
More informationDesign of 32-bit Carry Select Adder with Reduced Area
Design of 32-bit Carry Select Adder with Reduced Area Yamini Devi Ykuntam M.V.Nageswara Rao G.R.Locharla ABSTRACT Addition is the heart of arithmetic unit and the arithmetic unit is often the work horse
More informationCHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS
70 CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS A novel approach of full adder and multipliers circuits using Complementary Pass Transistor
More informationDesign of a Low Voltage low Power Double tail comparator in 180nm cmos Technology
Research Paper American Journal of Engineering Research (AJER) e-issn : 2320-0847 p-issn : 2320-0936 Volume-3, Issue-9, pp-15-19 www.ajer.org Open Access Design of a Low Voltage low Power Double tail comparator
More informationInternational Journal of Modern Trends in Engineering and Research
International Journal of Modern Trends in Engineering and Research www.ijmter.com e-issn No.:2349-9745, Date: 28-30 April, 2016 Temperaments in the Design of Low-voltage Low-power Double Tail Comparator
More informationTHE reference spur for a phase-locked loop (PLL) is generated
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 653 Spur-Suppression Techniques for Frequency Synthesizers Che-Fu Liang, Student Member, IEEE, Hsin-Hua Chen, and
More informationA New network multiplier using modified high order encoder and optimized hybrid adder in CMOS technology
Inf. Sci. Lett. 2, No. 3, 159-164 (2013) 159 Information Sciences Letters An International Journal http://dx.doi.org/10.12785/isl/020305 A New network multiplier using modified high order encoder and optimized
More informationA Literature Survey on Low PDP Adder Circuits
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 4, Issue. 12, December 2015,
More informationDesign and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.
Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.
More informationSingle-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,
More informationReduce Power Consumption for Digital Cmos Circuits Using Dvts Algoritham
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 5 Ver. II (Sep Oct. 2015), PP 109-115 www.iosrjournals.org Reduce Power Consumption
More informationA DUAL-EDGED TRIGGERED EXPLICIT-PULSED LEVEL CONVERTING FLIP-FLOP WITH A WIDE OPERATION RANGE
A DUAL-EDGED TRIGGERED EXPLICIT-PULSED LEVEL CONVERTING FLIP-FLOP WITH A WIDE OPERATION RANGE Mei-Wei Chen 1, Ming-Hung Chang 1, Pei-Chen Wu 1, Yi-Ping Kuo 1, Chun-Lin Yang 1, Yuan-Hua Chu 2, and Wei Hwang
More informationGdi Technique Based Carry Look Ahead Adder Design
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 6, Ver. I (Nov - Dec. 2014), PP 01-09 e-issn: 2319 4200, p-issn No. : 2319 4197 Gdi Technique Based Carry Look Ahead Adder Design
More informationDLL Based Clock Generator with Low Power and High Speed Frequency Multiplier
DLL Based Clock Generator with Low Power and High Speed Frequency Multiplier Thutivaka Vasudeepthi 1, P.Malarvezhi 2 and R.Dayana 3 1-3 Department of ECE, SRM University SRM Nagar, Kattankulathur, Kancheepuram
More informationBiju Viswanath Rajagopal P C Ramya Nair S R Jobin Cyriac. QuEST Global
an effective design and verification methodology for digital PLL This Paper depicts an effective simulation methodology to overcome the spice simulation time overhead of digital dominant, low frequency
More informationA design of 16-bit adiabatic Microprocessor core
194 A design of 16-bit adiabatic Microprocessor core Youngjoon Shin, Hanseung Lee, Yong Moon, and Chanho Lee Abstract A 16-bit adiabatic low-power Microprocessor core is designed. The processor consists
More informationFRACTIONAL-N FREQUENCY SYNTHESIZER DESIGN FOR RFAPPLICATIONS
FRACTIONAL-N FREQUENCY SYNTHESIZER DESIGN FOR RFAPPLICATIONS MUDASSAR I. Y. MEER Department of Electronics and Communication Engineering, Indian Institute of Technology (IIT) Guwahati, Guwahati 781039,India
More informationDESIGN OF RING OSCILLATOR USING CS-CMOS FOR MIXED SIGNAL SOCS
International Journal of Electrical and Electronics Engineering (IJEEE) ISSN 2278-9944 Vol. 2, Issue 2, May 2013, 21-26 IASET DESIGN OF RING OSCILLATOR USING CS-CMOS FOR MIXED SIGNAL SOCS VINOD KUMAR &
More informationDynamic-static hybrid near-threshold-voltage adder design for ultra-low power applications
LETTER IEICE Electronics Express, Vol.12, No.3, 1 6 Dynamic-static hybrid near-threshold-voltage adder design for ultra-low power applications Xin-Xiang Lian 1, I-Chyn Wey 2a), Chien-Chang Peng 3, and
More informationBootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Bootstrapped ring oscillator with feedforward
More informationINTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY
INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK DESIGN OF PD AND HIGH PERFORMANCE VCO FOR PLL WITH 45 nm CMOS TECHNOLOGY VAISHALI
More information