Recently, multilevel inverters have been found wide spread
|
|
- Anabel Sullivan
- 6 years ago
- Views:
Transcription
1 Fifteenth National Power Systems Conference (NPSC), IIT Bombay, December 28 A Study of Neutral Point Potential and Common Mode Voltage Control in Multilevel SPWM Technique P. K. Chaturvedi, Shailendra Jain, and Pramod Agrawal, Member, IEEE Abstract Conventional 2-level PWM inverters generate high dv/dt and high frequency common mode voltages which is very harmful in electric drives applications. It may damage motor bearings, conducted electromagnetic interferences, and malfunctioning of electronic equipments. Due to capacitor voltage unbalancing, neutral point potential also varies from zero. This paper presents a simple method to control the harmonics, common mode voltages and neutral point potential variation in neutral point clamped (NPC) inverters using different structures of sine-triangle comparison method such as Phase Disposition (PD), Phase Opposition Disposition (POD), and Common Mode Voltage off-set voltage addition method. Simulation results confirm the effectiveness of these simple methods to control common mode voltages. Neutral point potential variation is limited to less than 2% of dc capacitor voltage using a simple closed loop PI regulator. Experimental results presented have been obtained using dspace board DS 4. magnitude of common mode voltage is determined by dv/dt and number of commutations. Several methods have been suggested for solving this problem. Some methods are based on additional circuit like filters. Other methods use advanced modulation strategies avoiding the generation of common mode voltages. But, these methods work at higher switching frequency, thus increasing the losses []-[3]. Various multilevel inverter control techniques, using sine-triangle comparison, for harmonic reduction have been reviewed in [4]. But the issue of common mode voltage control was not covered. Opportunities of harmonic reduction in cascaded multilevel inverters were investigated in [5-6] using carrier based PWM techniques. Conventional multilevel SPWM techniques generate a significant amount of common mode voltage which may be around the dc voltage level. Index Terms Common Mode Voltage, Harmonics, Multilevel Inverter, Neutral Point Potential Control. I. INTRODUCTION Recently, multilevel inverters have been found wide spread acceptability in medium and high voltage applications. Multilevel inverters have the advantage of producing high voltage high power with improved power quality of the supply. It also eliminates the use of problematic series-parallel connections of switching devices. However, multilevel PWM inverters generate common mode voltages as in the case of conventional 2-level inverters. The problem of common mode voltage generation in multilevel inverters has been studied extensively during last decade [-5]. Common mode voltages are generated due to shaft voltages, circulating leakage currents through parasitic capacitance between motor windings, rotor and frame. The number of current spikes and P.K. Chaturvedi is Research Scholar at Electrical Engineering Department, National Institute of Technology, Bhopal, India; ( pradyumnc74@rediffmail.com). Shailendra K. Jain., is Assistant Professor with the Electrical Engineering Department, National Institute of Technology, Bhopal, India; ( shailjain2@rediffmail.com). Pramod Agarwal is Professor with the Electrical Engineering Department, Indian Institute of Technology, Roorkee, India ( pagarwal@iitr.ernet.in). Fig.. Structure of 3-phase, 3-level diode clamped inverter. Another problem which NPC inverter faces is neutral point potential (NPP) variation due to voltage unbalancing between two capacitors. Due to the variation in NPP, excessive high voltages may be applied across switching devices. Several methods have been investigated to control the NPP variation and neutral point current [7-]. A neutral point voltage regulator has been modeled and designed in []. But it works at 5kHz switching frequency resulting in high switching losses. In this paper, a NPP regulator is presented which works at low switching frequency of 2 khz. This paper also investigates the possibilities of using different multilevel SPWM techniques such as Phase Disposition (PD), Phase Opposition Disposition (POD) and Common Off-set voltage addition method (Bias method) to reduce the common mode voltages in 3-level diode clamped inverter. Results show drastic reduction in THD using modified SPWM methods. At the same time common mode voltages are also controlled up 58
2 Fifteenth National Power Systems Conference (NPSC), IIT Bombay, December 28 to nearly half of the magnitude as compared to conventional multilevel SPWM methods. Neutral point potential variation is also controlled by closed loop PI regulator. This regulator provides capacitor voltage balancing and harmonics reduction in load voltage and current below IEEE-59 standard. II. OPERATION OF 3-LEVEL SPWM Fig. shows the very popular topological structure of diode clamped 3-phase, 3-level inverter considered here for study. The switching states of the inverter are shown in Table I for one leg. It gives the output pole voltage V AO, output line voltage V AB and switch state. Switch state means on and means off. This switching pattern can be achieved by means of different multilevel control strategies such as square wave switching, sine-triangle comparison method (SPWM), space vector modulation (SVM), selective harmonic elimination technique, hysteresis current control, sigma-delta modulation etc. Of these methods, sinusoidal pulse width modulation (SPWM) is the simple and cost effective method to implement, therefore considered here. TABLE I SWITCHING STATES OF 3-LEVEL DIODE CLAMPED INVERTER V AB Output Pole Voltage (V AO ) Switch States S a S a2 S a - V dc /2 V dc /2 V dc /2 V dc SPWM technique is again subdivided into following categories: Phase Disposition (PD) method, Phase Opposition Disposition (POD) method, Phase Shifted (PS) method, Hybrid method, Third Harmonic Injection (THI) method. Basic principles of pulse generation for 3-level PD and POD SPWM techniques are shown in Fig. 2 and 3. Fundamental frequency three-phase sinusoidal reference waves v r, v y and v b are compared with two high frequency triangular carrier waves carrier and. Each intersection gives rise to the control pulses for switching devices of inverter. The reference sinusoidal waves can be represented by, v r = V m sin ( t) v y = V m sin ( t-2 ) () v b = V m sin ( t-24 ) PD and POD SPWM techniques have been selected for study without and with addition of common mode voltage off-set as shown in Fig. 2 to Fig. 5. Common mode voltage or zero sequence voltage in output voltage of inverter can be represented by, V cm = (v r +v y +v b )/3 (2) where, v r, v y and v b are the phase voltages of inverter. This voltage is around 5-2 volts (peak) in conventional 2-level inverters for a dc voltage of 2 volts. To reduce it, following common mode off-set voltage is to be added, V offset = - [min(v r, v y, v b ) + max(v r, v y, v b )] /2 (3) Therefore the new reference or modulation wave becomes, S a2 V* = v(r, y, b) + V offset (4) where, v(r, y, b) is given by equation (). Fig. 4 and Fig. 5 give the reference 3-phase waves as obtained from equation (4). The max, min, one phase voltage v r and off-set voltage signals, as obtained from equation (3) and (4), are shown in Fig. 6 for PD SPWM case carrier vr Fig. 2. Modulation and carrier waveforms with PD SPWM technique carrier vr Fig. 3. Modulation and carrier waveforms with POD SPWM technique. vr vy carrier vb Fig. 4. Modulation and carrier waveforms with addition of common mode off-set voltage in PD SPWM technique. vy vy vb vb 59
3 Fifteenth National Power Systems Conference (NPSC), IIT Bombay, December carrier vr vy vb Fig. 5. Modulation and carrier waveforms with addition of common mode off-set voltage in POD SPWM technique Vr Vmax Vmin Voffset time (sec) Fig. 6. Signals Vmax, Vmin, v r and off-set voltage Voffset in PD SPWM technique with addition of offset voltage to the reference signals. III. DESIGN OF NEUTRAL POINT POTENTIAL REGULATOR Fig. 7 shows the closed loop scheme of proportionalintegral (PI) neutral point potential (NPP) regulator. The proposed PI voltage regulator aims to stabilize the dc link voltage to control neutral point potential variation by controlling the charging and discharging of upper and lower dc bus capacitors without dc capacitor voltage sensing. Threephase inverter output voltages are sensed and converted into per unit system. These per unit voltages are converted into dqo axis using following 3-phase to two-phase conversion, V d = 2/3 [V a sin( t) + V b sin( t-2 ) + V c sin( t-24 )], V q = 2/3 [V a cos( t) + V b cos( t-2 ) + V c cos( t-24 )], V o = (V a + V b + V c )/3 (5) These dqo voltages, V dqo, are compared with set values of dqo voltages V dqo *. It results in voltage error which is processed through a proportional-integral (PI) controller to generate two axis command signals V dq. Then three phase reference voltage signal for PWM generator is synthesized using following two-to-three phase conversion, V a = [V d sin( t) + V q cos( t) + V o ], V b = [V d sin( t-2 ) + V q cos( t-2 ) + V o ], V c = [V d sin( t-24 ) + V q cos( t-24 ) + V o ], (6) Amplitude modulation index, m, is defined as, m = sqrt(v d 2 + V q 2 ) (7) and the gain of PI controller is, G = K p + [K i *T s /(Z-)] (8) Values of K p, K i and limits of integration are tuned to achieve fast response of modulation index and to reduce NPP variation below 2%. Output of 3-level PWM generator block is the 3- phase sinusoidal reference signals to be applied to the PD SPWM scheme as discussed in previous section. IV. SIMULATION RESULTS A simulation model has been developed in Matlab environment. Simulation parameters are given in Appendix I. Fig. 8 and Fig. 9, show the waveforms and harmonic spectrum of line voltage with PD SPWM without and with filter. It is observed that fundamental voltage is increased from 73.2 volts to 8.2 volts with reduction in % THD from 29.34% to 2.%. Switching frequency used is khz. Table II gives the % THD and fundamental value of line voltage (V ab ) and current (i a ) without and with filter. From this table, it is clear that the fundamental voltage increases with filter and maintaining the low THD, well below the IEEE-59 standard. Ld Pos 2 3- Phase AC Source Uncontrolled Bridge Rectifier High Frequency Triangular Carrier Signals C O C2 3-Level Diode Clamped Inverter Neg Control Pulses (2)... 3-Level PWM Generator Ref. Sinusoidal Modulating Signal dqo to abc conversion Vabc * Vdqo* Fig. 7. Block diagram of closed loop voltage regulator. PI Vabc Passive Filter abc to per unit conversion Vabc (pu) abc-dqo Vdqo Ref. Vdqo L O A D Fundamental (5Hz) = 73.2, THD= 29.34% Fig. 8. Line voltage and its harmonic spectrum with PD SPWM. 52
4 Fifteenth National Power Systems Conference (NPSC), IIT Bombay, December Fundamental (5Hz) = 8.2, THD= 2.% Fig. 9. Line voltage and its harmonic spectrum in PD SPWM with filter. Fig. gives the common mode voltages with normal and modified PD and POD SPWM techniques. It is clear from the Fig., that peak of the common mode voltage (V cm ) is less sharp in the case of Fig. (c) and amplitude is reduced from around 6 volts in PD SPWM to around 34 volts in POD SPWM. Also frequency of V cm is reduced in Fig. (d) as compared to its counterpart in Fig. (b). Therefore, POD- SPWM technique will be advantageous in view of the common mode voltage amplitude and frequency stress on motor windings Fig.. Common mode voltages with (a) PD, (b) POD, and (c) common mode voltage PD and (d) common mode voltage POD SPWM techniques. Fig. -5 shows, the results of closed loop control of inverter voltages and neutral point potential control with PI regulator. Upper and lower dc link voltage and neutral point potential is shown in Fig.. It is observed that % THD in NPP is well below the IEEE-59 standard of 5 %. The frequency of NPP was observed at 5 Hz. Average dc bus voltage across capacitors is 268 volts with % THD of.76. The variation in NPP was observed at.4 % of dc bus voltage across one capacitor Vdc Vdc Neutral Point Potential Fundamental (5Hz) = 3.978, THD= 3.% Fig.. Voltages across capacitors, V dc, V dc2 and neutral point potential with its frequency spectrum Fundamental (5Hz) = 376.8, THD= 7.7% Fig. 2. Inverter output voltage, V ab, and its harmonic spectrum at 2 khz switching frequency Fundamental (5Hz) = 37., THD= 2.5% Fig. 3. Load voltage and its harmonic spectrum at 2 khz switching frequency. Inverter output voltage its harmonic spectrum for two cycles is shown in Fig. 2. Voltage across load is shown in Fig. 3. It is observed that % THD in voltage is reduced from 7.7 to 2.5 when using LC passive filter with 2mH inductance and 2kVar capacitive reactive power. Inverter line currents without and with filter are shown in Fig. 4 and Fig. 5. Current THD also reduces from 2.2 % to.27 % using suitable passive filter. 52
5 Fifteenth National Power Systems Conference (NPSC), IIT Bombay, December 28 4 Current, ia, Before Filter 2 ia (amp) Fundamental (5Hz) = 9.58, THD= 2.2% (a) Fig. 4. Inverter output current and its harmonic spectrum at 2 khz switching frequency. 2 Current, ia, After Filter ia (amp) Fundamental (5Hz) = 8.75, THD=.27% (b) Fig. 6. Firing pulses for switches (a) S a, S a2, S a, and S a2 of one phase, and (b) S a, S b, and S c of three phases, with PD SPWM technique Fig. 5. Filtered inverter output current and its harmonic spectrum at 2 khz switching frequency. V. EXPERIMENTAL VERIFICATION A laboratory prototype of 3-phase, 3-level diode clamped inverter has been developed using IGBTs. Control logic has been developed in Matlab environment and interfacing was performed using dspace DS-4. A dc link capacitor of 22 μf is used. Three-phase uncontrolled diode bridge rectifier is used to supply input dc voltage to 3-level inverter at 4 volts. Only few selected results have been presented. Fig. 6 shows firing pulses generated with PD SPWM. Fig. 7 shows phase voltage and line voltage waveforms at 2 khz switching frequency. It is in agreement with simulation result shown in Fig. 8. Harmonic spectrums of phase and line voltages are shown in Fig. 8. Harmonic contents in inverter output phase and line voltages are 36.9 % and 5. %, which are comparable with simulation results of 4 % and 9.6 %. Common mode voltage and neutral point potential control study are in progress experimentally and will be reported in future. (a) (b) Fig. 7. Inverter output voltages, (a) phase voltage, and (b) line voltage, with PD SPWM technique. 522
6 Fifteenth National Power Systems Conference (NPSC), IIT Bombay, December 28 (a) (b) Fig. 8. Harmonic spectrum of inverter output voltages, (a) phase voltage, and (b) line voltage, with PD SPWM technique. VI. CONCLUSION Common mode voltage generated in PWM inverter output may damage the motor windings, shaft, and bearings. Although, some methods have been developed for completely eliminating common mode voltages (with space vector PWM techniques) which is very complex to implement, it may be possible control it via simple SPWM techniques and their modified forms such as addition of common mode voltage offset to the actual reference voltage wave as presented in this paper. Simulation results show that modified SPWM technique not only controls the THD in output voltage of inverter but also reduces the amplitude, switching transients and frequency of common mode voltages. Simple closed loop PI voltage regulator has been proposed to control neutral point potential without sensing dc capacitor voltages. Experimental work on control of common mode voltage and neutral point potential control is in progress and will be presented in future work. VII. APPENDIX-I: SIMULATION PARAMETERS Load : 5 kw, kvar (inductive), 4 volts, 5 Hz. Source: 3-phase, MVA, kv, 5 Hz. Step Down Transformer : MVA, 5 Hz, kv/4 Volts. Inverter Output LC Filter : 5 mh, kvar (capacitive). (open loop), and 2mH, 2kVar (closed loop PI regulator) Voltage Regulator Gains: K p =., K i =. Switching Frequency: 2 khz. VIII. ACKNOWLEDGEMENT This work was supported in part by the MHRD sponsored R & D project Development of DSP Controlled Multilevel Inverter, F.26-2/25, TS V, and AICTE New Delhi under Career Award Scheme for Young Teachers Grant F. No. - 5/FD/CA/()/23-5. IX. REFERENCES [] Jose Rodrihuez, J. Pontt, et. al, "A New Modulation Method to Reduce Common Mode Voltages in Multilevel Inverters," IEEE Trans. Industrial Electronics, vol. 5, no. 4, pp , Aug. 24. [2] H. Zhang, A. V. Jouanne et. al., "Multilevel Inverter Modulation Schemes to Eliminate Common Mode Voltages," IEEE Trans. On Industry Applications, vol. 36, no. 6, pp , Nov/Dec 2. [3] A. K. Gupta, Ashwin M. Khambadkone, A Space Vector Modulation Scheme to Reduce Common Mode Voltages for Cascaded Multilevel Inverters, IEEE Trans. Power Electronics, vol. 22, no. 5, pp , Sept. 27. [4] A. M. Massoud, S. J. Finney, and B. W. Williams, Control Techniques for Multilevel Inverters, in Proc. 34 th Annu. Power Electronics Specialist Conf. (PESC) Rec., June 23, vol., pp [5] Thomas Bruckner, and D. G. Holmes, Optimal Pulse-Width Modulation for Three-Level Inverters, IEEE Trans. Power Electronics, vol. 2, no., pp , Jan 25. [6] P. Srikant Varma, and G. Narayanan, Space Vector PWM as a Modified Form of Sine-Triangle PWM for Simple Analog or Digital Implementation, IETE Journal of Research, vol. 52, no. 6, pp , Nov/Dec 26. [7] Ashish Bendre, and Giri Venkataramanan, Neutral Current Ripple Minimization in a Three Level Rectifier, IEEE Trans. On Industry Applications, vol. 42, no. 2, pp , Mar/Apr 26. [8] H. du Toit Mouton, "Naturtal Balancing of Three-Level Neutral Point Clamped PWM Inverter," IEEE Trans. Industrial Electronics, vol. 49, no. 5, pp. 7-25, Oct 22. [9] Annette ve Jouanne, Shaoan Dai, and Haoran Zhang, "A Multilevel Inverter Approach Providing DC-Link Balancing, Ride Through Enhancement, and Common Mode Voltage Elimination," IEEE Trans. Industrial Electronics, vol. 49, no. 4, pp , Aug. 22. [] Ashish Bendre, Giri Venkataramanan, V. Srinivasan, and D. Rosene, Modeling and Design of a Neutral Point Voltage Regulator for a Three Level Diode Clamped Inverter Using Multiple Carrier Modulation, Research Report, 23-26, WEMPEC, University of Wisconsin- Madison. X. BIOGRAPHIES Shailendra Jain received the B.E. degree from Samrat Ashok Technological Institute, Vidisha, India, in 99, the M.E. degree from Shri Govindram Seksaria Institute of Technology and Science, Indore, India, in 994, and the Ph.D. degree from the Indian Institute of Technology, Roorkee, India, in 23. He was a Post Doctorate Fellow at University of Western Ontario, Canada in 27. Currently, he is Assistant Professor in the Department of Electrical Engineering at Maulana Azad National Institute of Technology (Deemed University), Bhopal, India. His fields of interest include power electronics, electrical drives, active power filters, Fuel Cell technology and high power factor converters. Pramod Agarwal (M 99) received the B.E., M.E., and Ph.D. degrees in electrical engineering from the University of Roorkee, Roorkee, India, in 983, 985, and 995, respectively. Currently, he is Professor in the Electrical Engineering Department at the Indian Institute of Technology, Roorkee, India. He was a Lecturer in the Department of Electrical Engineering at the University of Roorkee in 985 and became an Assistant Professor in 996. He was a Post-Doctoral Fellow at the University du Quebec, Montreal, QC, Canada, from 999 to 2. He has guided more than 5 B.E. and 25 M.E. projects, and published many papers in various national and international journals and conferences. He has developed a number of educational units for laboratory experimentation. His fields of specialization are electrical machines, power electronics, microprocessor- and microcomputer-controlled ac/dc drives, active power filters, and high power factor converters. P. K. Chaturrvedi received B.E. and M.E. degree from Samrat Ashok Technological Institute, Vidisha (MP), India, in 996 and 2 respectively. He has been with the department of Electrical Engineering as Lecturer at Samrat Ashok Technological Institute, Vidisha (MP), India. Currently, he is working towards Ph.D. degree at Maulana Azad National Institute of Technology (Deemed University), Bhopal, India. His fields of interest are electrical drives, high power factor converters and multilevel inverters. 523
Hybrid PWM switching scheme for a three level neutral point clamped inverter
Hybrid PWM switching scheme for a three level neutral point clamped inverter Sarath A N, Pradeep C NSS College of Engineering, Akathethara, Palakkad. sarathisme@gmail.com, cherukadp@gmail.com Abstract-
More informationPhotovoltaic Grid-Connected System Based On Cascaded Quasi-Z-Source Network
Photovoltaic Grid-Connected System Based On Cascaded Quasi-Z-Source Network T. Hari Hara Kumar 1, P. Aravind 2 Final Year B.Tech, Dept. of EEE, K L University, Guntur, AP, India 1 Final Year B.Tech, Dept.
More informationComparative Evaluation of Three Phase Three Level Neutral Point Clamped Z-Source Inverters using Advanced PWM Control Strategies
International Journal of Electronic and Electrical Engineering. ISSN 0974-2174 Volume 5, Number 3 (2012), pp. 239-254 International Research Publication House http://www.irphouse.com Comparative Evaluation
More informationCOMMON mode current due to modulation in power
982 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 14, NO. 5, SEPTEMBER 1999 Elimination of Common-Mode Voltage in Three-Phase Sinusoidal Power Converters Alexander L. Julian, Member, IEEE, Giovanna Oriti,
More informationSimulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques
Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques Ashwini Kadam 1,A.N.Shaikh 2 1 Student, Department of Electronics Engineering, BAMUniversity,akadam572@gmail.com,9960158714
More informationMODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER
MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER Akash A. Chandekar 1, R.K.Dhatrak 2 Dr.Z.J..Khan 3 M.Tech Student, Department of
More informationCOMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS
COMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS S. NAGARAJA RAO, 2 A. SURESH KUMAR & 3 K.NAVATHA,2 Dept. of EEE, RGMCET, Nandyal,
More informationCHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER
42 CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER 3.1 INTRODUCTION The concept of multilevel inverter control has opened a new avenue that induction motors can be controlled to achieve dynamic performance
More informationAnalysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches
Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches Raj Kiran Pandey 1, Ashok Verma 2, S. S. Thakur 3 1 PG Student, Electrical Engineering Department, S.A.T.I.,
More informationHardware Implementation of SPWM Based Diode Clamped Multilevel Invertr
Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr Darshni M. Shukla Electrical Engineering Department Government Engineering College Valsad, India darshnishukla@yahoo.com Abstract:
More informationA Novel Cascaded Multilevel Inverter Using A Single DC Source
A Novel Cascaded Multilevel Inverter Using A Single DC Source Nimmy Charles 1, Femy P.H 2 P.G. Student, Department of EEE, KMEA Engineering College, Cochin, Kerala, India 1 Associate Professor, Department
More informationCASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES
CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES A.Venkadesan 1, Priyatosh Panda 2, Priti Agrawal 3, Varun Puli 4 1 Asst Professor, Electrical and Electronics Engineering, SRM University,
More informationPerformance Study of Multiphase Multilevel Inverter Rajshree Bansod*, Prof. S. C. Rangari**
International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 International Conference on Industrial Automation and Computing (ICIAC- 12-13 th April 214) RESEARCH ARTICLE OPEN
More informationINTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET)
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET) Proceedings of the 2 nd International Conference on Current Trends in Engineering and Management ICCTEM -2014 ISSN 0976 6545(Print)
More informationLiterature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches
Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches P.Bhagya [1], M.Thangadurai [2], V.Mohamed Ibrahim [3] PG Scholar [1],, Assistant Professor [2],
More informationSIMULATION AND IMPLEMENTATION OF MULTILEVEL INVERTER BASED INDUCTION MOTOR DRIVE BASED ON PWM TECHNIQUES
SIMULATION AND IMPLEMENTATION OF MULTILEVEL INVERTER BASED INDUCTION MOTOR DRIVE BASED ON PWM TECHNIQUES 1 CH.Manasa, 2 K.Uma, 3 D.Bhavana Students of B.Tech, Electrical and Electronics Department BRECW,
More informationNPTEL
NPTEL Syllabus Pulse width Modulation for Power Electronic Converters - Video course COURSE OUTLINE Converter topologies for AC/DC and DC/AC power conversion, overview of applications of voltage source
More informationSimulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System
Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System 1 G.Balasundaram, 2 Dr.S.Arumugam, 3 C.Dinakaran 1 Research Scholar - Department of EEE, St.
More informationIJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):
IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online): 2321-0613 Total Harmonic Distortion Analysis of Diode Clamped Multilevel Inverter with Resistive
More informationA Hysteresis based Active Shunt, Passive Series Hybrid Filter for Power Quality Improvement
INDIAN INSTITUTE OF TECHNOLOGY, KHARAGPUR 72132, DECEMBER 27-29, 22 79 A Hysteresis based Active Shunt, Passive Series Hybrid Filter for Power Quality Improvement Shailendra Kumar Jain, Pramod Agrawal,
More informationStudy of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor
Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor Pinky Arathe 1, Prof. Sunil Kumar Bhatt 2 1Research scholar, Central India Institute of Technology, Indore, (M. P.),
More informationComparison of SPWM,THIPWM and PDPWM Technique Based Voltage Source Inverters for Application in Renewable Energy
Comparison of SPWM,THIPWM and PDPWM Technique Based Voltage Source Inverters for Application in Renewable Energy Lokesh Chaturvedi, D. K. Yadav and Gargi Pancholi Department of Electrical Engineering,
More informationMinimization Of Total Harmonic Distortion Using Pulse Width Modulation Technique
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 3 Ver. IV (May Jun. 2015), PP 01-12 www.iosrjournals.org Minimization Of Total Harmonic
More information5-Level Parallel Current Source Inverter for High Power Application with DC Current Balance Control
2011 IEEE International Electric Machines & Drives Conference (IEMDC) 5-Level Parallel Current Source Inverter for High Power Application with DC Current Balance Control N. Binesh, B. Wu Department of
More informationCHAPTER 6 THREE-LEVEL INVERTER WITH LC FILTER
97 CHAPTER 6 THREE-LEVEL INVERTER WITH LC FILTER 6.1 INTRODUCTION Multi level inverters are proven to be an ideal technique for improving the voltage and current profile to closely match with the sinusoidal
More informationSpeed Control of Induction Motor using Multilevel Inverter
Speed Control of Induction Motor using Multilevel Inverter 1 Arya Shibu, 2 Haritha S, 3 Renu Rajan 1, 2, 3 Amrita School of Engineering, EEE Department, Amritapuri, Kollam, India Abstract: Multilevel converters
More informationTHE problem of common-mode voltage generation in inverter-fed
834 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 51, NO. 4, AUGUST 2004 A New Modulation Method to Reduce Common-Mode Voltages in Multilevel Inverters José Rodríguez, Senior Member, IEEE, Jorge Pontt,
More informationREDUCTION OF COMMON-MODE VOLTAGE IN OPEN END WINDING INDUCTION MOTOR DRIVE USING CARRIER PHASE-SHIFT STRATEGY
REDUCTION OF COMMON-MODE VOLTAGE IN OPEN END WINDING INDUCTION MOTOR DRIVE USING CARRIER PHASE-SHIFT STRATEGY Ms. C. Kalpa Latha, Electrical and Electronics Engineering, G. Pulla Reddy Engineering College,
More informationAnalysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor
Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor Nayna Bhargava Dept. of Electrical Engineering SATI, Vidisha Madhya Pradesh, India Sanjeev Gupta
More informationSimulation And Comparison Of Space Vector Pulse Width Modulation For Three Phase Voltage Source Inverter
Simulation And Comparison Of Space Vector Pulse Width Modulation For Three Phase Voltage Source Inverter Associate Prof. S. Vasudevamurthy Department of Electrical and Electronics Dr. Ambedkar Institute
More informationISSN Volume.06, Issue.01, January-June, 2018, Pages:
WWW.IJITECH.ORG ISSN 2321-8665 Volume.06, Issue.01, January-June, 2018, Pages:0088-0092 Space Vector Control NPC Three Level Inverter Based STATCOM With Balancing DC Capacitor Voltage SHAIK ASLAM 1, M.
More informationModeling and Analysis of Common-Mode Voltages Generated in Medium Voltage PWM-CSI Drives
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 18, NO. 3, MAY 2003 873 Modeling and Analysis of Common-Mode Voltages Generated in Medium Voltage PWM-CSI Drives José Rodríguez, Senior Member, IEEE, Luis Morán,
More informationHarmonic elimination control of a five-level DC- AC cascaded H-bridge hybrid inverter
University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers Faculty of Engineering and Information Sciences 2 Harmonic elimination control of a five-level DC- AC cascaded
More informationCHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE
58 CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE 4.1 INTRODUCTION Conventional voltage source inverter requires high switching frequency PWM technique to obtain a quality output
More informationA Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources
A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources P.Umapathi Reddy 1, S.Sivanaga Raju 2 Professor, Dept. of EEE, Sree Vidyanikethan Engineering College, Tirupati, A.P.
More informationCOMPARATIVE STUDY OF PWM TECHNIQUES FOR DIODE- CLAMPED MULTILEVEL-INVERTER
COMPARATIVE STUDY OF PWM TECHNIQUES FOR DIODE- CLAMPED MULTILEVEL-INVERTER 1 ANIL D. MATKAR, 2 PRASAD M. JOSHI 1 P. G. Scholar, Department of Electrical Engineering, Government College of Engineering,
More informationMODERN switching power converters require many features
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 19, NO. 1, JANUARY 2004 87 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency Sangsun Kim, Member, IEEE, and Prasad
More information29 Level H- Bridge VSC for HVDC Application
29 Level H- Bridge VSC for HVDC Application Syamdev.C.S 1, Asha Anu Kurian 2 PG Scholar, SAINTGITS College of Engineering, Kottayam, Kerala, India 1 Assistant Professor, SAINTGITS College of Engineering,
More informationPhase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution
Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution K.Srilatha 1, Prof. V.Bugga Rao 2 M.Tech Student, Department
More informationBhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.
Performance Analysis of Three Phase Five-Level Inverters Using Multi-Carrier PWM Technique Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.
More informationPERFORMANCE EVALUATION OF THREE PHASE SCALAR CONTROLLED PWM RECTIFIER USING DIFFERENT CARRIER AND MODULATING SIGNAL
Journal of Engineering Science and Technology Vol. 10, No. 4 (2015) 420-433 School of Engineering, Taylor s University PERFORMANCE EVALUATION OF THREE PHASE SCALAR CONTROLLED PWM RECTIFIER USING DIFFERENT
More informationSimulation and Comparison of Twenty Five Level Diode Clamped & Cascaded H-Bridge Multilevel Inverter
Simulation and Comparison of Twenty Five Level Diode Clamped & Cascaded H-Bridge Multilevel Inverter S. R. Reddy*(C.A.), P. V. Prasad** and G. N. Srinivas*** Abstract: This paper presents the comparative
More informationMultilevel Inverter Based Statcom For Power System Load Balancing System
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735 PP 36-43 www.iosrjournals.org Multilevel Inverter Based Statcom For Power System Load Balancing
More informationREDUCTION OF ZERO SEQUENCE VOLTAGE USING MULTILEVEL INVERTER FED OPEN-END WINDING INDUCTION MOTOR DRIVE
52 Acta Electrotechnica et Informatica, Vol. 16, No. 4, 2016, 52 60, DOI:10.15546/aeei-2016-0032 REDUCTION OF ZERO SEQUENCE VOLTAGE USING MULTILEVEL INVERTER FED OPEN-END WINDING INDUCTION MOTOR DRIVE
More informationTO OPTIMIZE switching patterns for pulsewidth modulation
198 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 44, NO. 2, APRIL 1997 Current Source Converter On-Line Pattern Generator Switching Frequency Minimization José R. Espinoza, Student Member, IEEE, and
More informationNew model multilevel inverter using Nearest Level Control Technique
New model multilevel inverter using Nearest Level Control Technique P. Thirumurugan 1, D. Vinothin 2 and S.Arockia Edwin Xavier 3 1,2 Department of Electronics and Instrumentation Engineering,J.J. College
More informationA Modular Single-Phase Power-Factor-Correction Scheme With a Harmonic Filtering Function
328 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 50, NO. 2, APRIL 2003 A Modular Single-Phase Power-Factor-Correction Scheme With a Harmonic Filtering Function Sangsun Kim, Member, IEEE, and Prasad
More informationSwitching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive
pp 36 40 Krishi Sanskriti Publications http://www.krishisanskriti.org/areee.html Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive Ms. Preeti 1, Prof. Ravi Gupta 2 1 Electrical
More informationDC Link Capacitor Voltage Balance and Neutral Point Stabilization in Diode Clamped Multi Level Inverter
IJCTA, 9(9), 016, pp. 361-367 International Science Press Closed Loop Control of Soft Switched Forward Converter Using Intelligent Controller 361 DC Link Capacitor Voltage Balance and Neutral Point Stabilization
More informationSimulation and Experimental Results of 7-Level Inverter System
Research Journal of Applied Sciences, Engineering and Technology 3(): 88-95, 0 ISSN: 040-7467 Maxwell Scientific Organization, 0 Received: November 3, 00 Accepted: January 0, 0 Published: February 0, 0
More informationComparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive
Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive Gleena Varghese 1, Tissa Tom 2, Jithin K Sajeev 3 PG Student, Dept. of Electrical and Electronics Engg., St.Joseph
More informationFive Level Output Generation for Hybrid Neutral Point Clamped Inverter using Sampled Amplitude Space Vector PWM
Five Level Output Generation for Hybrid Neutral Point Clamped Inverter using Sampled Amplitude Space Vector PWM Honeymol Mathew PG Scholar, Dept of Electrical and Electronics Engg, St. Joseph College of
More informationA Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive
Vol.2, Issue.3, May-June 2012 pp-1028-1033 ISSN: 2249-6645 A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive B. SUSHMITHA M. tech Scholar, Power Electronics & Electrical
More informationReduction in Total Harmonic Distortion Using Multilevel Inverters
Reduction in Total Harmonic Distortion Using Multilevel Inverters Apurva Tomar 1, Dr. Shailja Shukla 2 1 ME (Control System), Department of Electrical Engineering, Jabalpur Engineering College, Jabalpur,
More informationAsymmetrical 63 level Inverter with reduced switches and its switching scheme
Asymmetrical 63 level Inverter with reduced switches and its switching scheme Gauri Shankar, Praveen Bansal Abstract This paper deals with reduced number of switches in multilevel inverter. Asymmetrical
More informationInternational Journal of Engineering Trends and Technology (IJETT) Volume 5 Number 7- Nov 2013
Voltage Balancing Control of Neutral-Point Clamped Inverters Using Multi Carrier Pulse Width Modulation for FACTS Applications Dheivanai.R # 1, Thamilarasi.E * 2, Rameshkumar.S #3 #1 Assistant Professor,
More informationSwitching Angles and DC Link Voltages Optimization for. Multilevel Cascade Inverters
Switching Angles and DC Link Voltages Optimization for Multilevel Cascade Inverters Qin Jiang Victoria University P.O. Box 14428, MCMC Melbourne, Vic 8001, Australia Email: jq@cabsav.vu.edu.au Thomas A.
More informationA New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity
A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity Prakash Singh, Dept. of Electrical & Electronics Engineering Oriental Institute of Science & Technology Bhopal,
More informationCHAPTER 5 POWER QUALITY IMPROVEMENT BY USING POWER ACTIVE FILTERS
86 CHAPTER 5 POWER QUALITY IMPROVEMENT BY USING POWER ACTIVE FILTERS 5.1 POWER QUALITY IMPROVEMENT This chapter deals with the harmonic elimination in Power System by adopting various methods. Due to the
More informationMULTICARRIER TRAPEZOIDAL PWM STRATEGIES FOR A SINGLE PHASE FIVE LEVEL CASCADED INVERTER
Journal of Engineering Science and Technology Vol. 5, No. 4 (2010) 400-411 School of Engineering, Taylor s University MULTICARRIER TRAPEZOIDAL PWM STRATEGIES FOR A SINGLE PHASE FIVE LEVEL CASCADED INVERTER
More informationA Novel Control Method for Input Output Harmonic Elimination of the PWM Boost Type Rectifier Under Unbalanced Operating Conditions
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 16, NO. 5, SEPTEMBER 2001 603 A Novel Control Method for Input Output Harmonic Elimination of the PWM Boost Type Rectifier Under Unbalanced Operating Conditions
More informationNew Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3
New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3 1,2,3 Department of Electrical & Electronics Engineering, Swarnandhra College of Engg & Technology, West Godavari
More informationPerformance of Indirectly Controlled STATCOM with IEEE 30-bus System
Performance of Indirectly Controlled STATCOM with IEEE 30- System Jagdish Kumar Department of Electrical Engineering, PEC University of Technology, Chandigarh, India E-mail : jk_bishnoi@yahoo.com Abstract
More informationAnalysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM
Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM Akhila A M.Tech Student, Dept. Electrical and Electronics Engineering, Mar Baselios College of Engineering and Technology,
More informationA Comparative Analysis of Multi Carrier SPWM Control Strategies using Fifteen Level Cascaded H bridge Multilevel Inverter
A Comparative Analysis of Multi Carrier SPWM Control Strategies using Fifteen Level Cascaded H bridge Multilevel Inverter D.Mohan M.E, Lecturer in Dept of EEE, Anna university of Technology, Coimbatore,
More informationInternational Journal of Advance Engineering and Research Development
Scientific Journal of Impact Factor(SJIF): 3.134 International Journal of Advance Engineering and Research Development Volume 2,Issue 5, May -2015 e-issn(o): 2348-4470 p-issn(p): 2348-6406 Simulation and
More informationInternational Journal of Advance Research in Engineering, Science & Technology
Impact Factor (JIF): 3.632 International Journal of Advance Research in Engineering, cience & Technology e-in: 2393-9877, p-in: 2394-2444 (pecial Issue for ITECE 2016) A Novel PWM Technique to Reduce Common
More informationNew Direct Torque Control of DFIG under Balanced and Unbalanced Grid Voltage
1 New Direct Torque Control of DFIG under Balanced and Unbalanced Grid Voltage B. B. Pimple, V. Y. Vekhande and B. G. Fernandes Department of Electrical Engineering, Indian Institute of Technology Bombay,
More informationHarmonic Evaluation of Multicarrier Pwm Techniques for Cascaded Multilevel Inverter
Middle-East Journal of Scientific Research 20 (7): 819-824, 2014 ISSN 1990-9233 IDOSI Publications, 2014 DOI: 10.5829/idosi.mejsr.2014.20.07.214 Harmonic Evaluation of Multicarrier Pwm Techniques for Cascaded
More informationANALYSIS AND IMPLEMENTATION OF FPGA CONTROL OF ASYMMETRIC MULTILEVEL INVERTER FOR FUEL CELL APPLICATIONS
ANALYSIS AND IMPLEMENTATION OF FPGA CONTROL OF ASYMMETRIC MULTILEVEL INVERTER FOR FUEL CELL APPLICATIONS Abstract S Dharani * & Dr.R.Seyezhai ** Department of EEE, SSN College of Engineering, Chennai,
More informationEnhanced Performance of Multilevel Inverter Fed Induction Motor Drive
Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive Venkata Anil Babu Polisetty 1, B.R.Narendra 2 PG Student [PE], Dept. of EEE, DVR. & Dr.H.S.MIC College of Technology, AP, India 1 Associate
More informationCHAPTER 3. NOVEL MODULATION TECHNIQUES for MULTILEVEL INVERTER and HYBRID MULTILEVEL INVERTER
CHAPTER 3 NOVEL MODULATION TECHNIQUES for MULTILEVEL INVERTER and HYBRID MULTILEVEL INVERTER In different hybrid multilevel inverter topologies various modulation techniques can be applied. Every modulation
More informationA comparative study of Total Harmonic Distortion in Multi level inverter topologies
A comparative study of Total Harmonic Distortion in Multi level inverter topologies T.Prathiba *, P.Renuga Electrical Engineering Department, Thiagarajar College of Engineering, Madurai 625 015, India.
More informationPSPWM Control Strategy and SRF Method of Cascaded H-Bridge MLI based DSTATCOM for Enhancement of Power Quality
PSPWM Control Strategy and SRF Method of Cascaded H-Bridge MLI based DSTATCOM for Enhancement of Power Quality P.Padmavathi, M.L.Dwarakanath, N.Sharief, K.Jyothi Abstract This paper presents an investigation
More informationHarmonic Analysis & Filter Design for a Novel Multilevel Inverter
Harmonic Analysis & Filter Design for a Novel Multilevel Inverter Rashmy Deepak 1, Sandeep M P 2 RNS Institute of Technology, VTU, Bangalore, India rashmydeepak@gmail.com 1, sandeepmp44@gmail.com 2 Abstract
More informationInternational Journal of Power Electronics and Drive System (IJPEDS) Vol. 3, No. 1, March 2013, pp. 105~116 ISSN:
International Journal of Power Electronics and Drive System (IJPEDS) Vol. 3, No. 1, March 2013, pp. 105~116 ISSN: 2088-8694 105 Comparative Analysis of Different PWM Techniques to Reduce the Common Mode
More informationADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS
Volume 120 No. 6 2018, 7795-7807 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ ADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS Devineni
More informationCOMPENSATION OF VOLTAGE SAG USING LEVEL SHIFTED CARRIER PULSE WIDTH MODULATED ASYMMETRIC CASCADED MLI BASED DVR SYSTEM G.Boobalan 1 and N.
COMPENSATION OF VOLTAGE SAG USING LEVEL SHIFTED CARRIER PULSE WIDTH MODULATED ASYMMETRIC CASCADED MLI BASED DVR SYSTEM G.Boobalan 1 and N.Booma 2 Electrical and Electronics engineering, M.E., Power and
More informationAustralian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives
AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives 1
More informationSimulation of Five-Level Inverter with Sinusoidal PWM Carrier Technique Using MATLAB/Simulink
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 3 (2014), pp. 367-376 International Research Publication House http://www.irphouse.com Simulation of Five-Level Inverter
More informationA Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems
A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems V. Balakrishna Reddy Professor, Department of EEE, Vijay Rural Engg College, Nizamabad, Telangana State, India Abstract
More informationCrossover Switches Cell (CSC): A New Multilevel Inverter Topology with Maximum Voltage Levels and Minimum DC Sources
Crossover Switches Cell (CSC): A New Multilevel Inverter Topology with Maximum Voltage Levels and Minimum DC Sources Hani Vahedi, Kamal Al-Haddad, Youssef Ounejjar, Khaled Addoweesh GREPCI, Ecole de Technologie
More informationA SPWM CONTROLLED THREE-PHASE UPS FOR NONLINEAR LOADS
http:// A SPWM CONTROLLED THREE-PHASE UPS FOR NONLINEAR LOADS Abdul Wahab 1, Md. Feroz Ali 2, Dr. Abdul Ahad 3 1 Student, 2 Associate Professor, 3 Professor, Dept.of EEE, Nimra College of Engineering &
More informationMultilevel Inverter with Coupled Inductors with Sine PWM Techniques
Multilevel Inverter with Coupled Inductors with Sine PWM Techniques S.Subalakshmi 1, A.Mangaiyarkarasi 2, T.Jothi 3, S.Rajeshwari 4 Assistant Professor-I, Dept. of EEE, Prathyusha Institute of Technology
More informationPERFORMANCE EVALUATION OF MULTILEVEL INVERTER BASED ON TOTAL HARMONIC DISTORTION (THD)
PERFORMANCE EVALUATION OF MULTILEVEL INVERTER BASED ON TOTAL HARMONIC DISTORTION (THD) B.Urmila, R.Rohit 2 Asst professor, Dept. of EEE, GPREC College Kurnool, A.P, India,urmila93@gmail.com 2 M.tech student,
More informationPerformance Analysis of Three Phase Cascaded H-Bridge Multi Level Inverter for Voltage Sag and Voltage Swell Conditions
Vol. 3, Issue. 5, Sep - Oct. 2013 pp-3156-3163 ISSN: 2249-6645 Performance Analysis of Three Phase Cascaded H-Bridge Multi Level Inverter for Voltage Sag and Voltage Swell Conditions 1 Ganesh Pashikanti,
More informationImproved direct torque control of induction motor with dither injection
Sādhanā Vol. 33, Part 5, October 2008, pp. 551 564. Printed in India Improved direct torque control of induction motor with dither injection R K BEHERA andspdas Department of Electrical Engineering, Indian
More informationINTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY
INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK INDUCTION MOTOR DRIVE WITH SINGLE DC LINK TO MINIMIZE ZERO SEQUENCE CURRENT IN
More informationA STUDY OF CARRIER BASED PULSE WIDTH MODULATION (CBPWM) BASED THREE PHASE INVERTER
VSRD International Journal of Electrical, Electronics & Communication Engineering, Vol. 3 No. 7 July 2013 / 325 e-issn : 2231-3346, p-issn : 2319-2232 VSRD International Journals : www.vsrdjournals.com
More informationISSN Vol.02,Issue.19, December-2013, Pages:
www.semargroups.org, www.ijsetr.com ISSN 2319-8885 Vol.02,Issue.19, December-2013, Pages:2201-2207 Design and Simulation of Cascaded H-Bridge Multilevel Inverter based DSTATCOM for Compensation of Reactive
More informationRECENTLY, the harmonics current in a power grid can
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 2, MARCH 2008 715 A Novel Three-Phase PFC Rectifier Using a Harmonic Current Injection Method Jun-Ichi Itoh, Member, IEEE, and Itsuki Ashida Abstract
More informationSVPWM Buck-Boost VSI
SVPWM Buck-Boost VSI Kun Yang Department of Electrical Engineering, Tsinghua University, China Article History ABSTRACT Received on: 15-01-2016 Accepted on: 21-01-2016 This paper presents a MATLAB based
More informationReduction of Harmonics and Torque Ripples of BLDC Motor by Cascaded H-Bridge Multi Level Inverter Using Current and Speed Control Techniques
Reduction of Harmonics and Torque Ripples of BLDC Motor by Cascaded H-Bridge Multi Level Inverter Using Current and Speed Control Techniques A. Sneha M.Tech. Student Scholar Department of Electrical &
More informationAN IMPROVED MODULATION STRATEGY FOR A HYBRID MULTILEVEL INVERTER
AN IMPROED MODULATION STRATEGY FOR A HYBRID MULTILEEL INERTER B. P. McGrath *, D.G. Holmes *, M. Manjrekar ** and T. A. Lipo ** * Department of Electrical and Computer Systems Engineering, Monash University
More informationA Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter
A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter Applied Power Electronics Laboratory, Department of Electrotechnics, University of Sciences and Technology of Oran,
More informationPerformance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 5, Number 1 (2012), pp. 49-60 International Research Publication House http://www.irphouse.com Performance Evaluation of a Cascaded
More informationComparison of Reference Current Extraction Methods for Shunt Active Power Filters
Comparison of Reference Current Extraction Methods for Shunt Active Power s B. Geethalakshmi and M. Kavitha Abstract Generation of references constitutes an important part in the control of active power
More informationSINGLE PHASE THIRTEEN LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING DIFFERENT MODULATION TECHNIQUES
SINGLE PHASE THIRTEEN LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING DIFFERENT MODULATION TECHNIQUES K. Selvamuthukumar, M. Satheeswaran and A. Ramesh Babu Department of Electrical and Electronics
More informationHybrid Modulation Technique for Cascaded Multilevel Inverter for High Power and High Quality Applications in Renewable Energy Systems
International Journal of Electronic and Electrical Engineering. ISSN 0974-2174 Volume 5, Number 1 (2012), pp. 59-68 International Research Publication House http://www.irphouse.com Hybrid Modulation Technique
More informationModular Grid Connected Photovoltaic System with New Multilevel Inverter
Modular Grid Connected Photovoltaic System with New Multilevel Inverter Arya Sasi 1, Jasmy Paul 2 M.Tech Scholar, Dept. of EEE, ASIET, Kalady, Mahatma Gandhi University, Kottayam, Kerala, India 1 Assistant
More information