Introduction and Comparison of an Alternate Methodology for Measuring Loss Tangent of PCB Laminates
|
|
- Valerie Phelps
- 5 years ago
- Views:
Transcription
1 Introduction and Comparison of an Alternate Methodology for Measuring Loss Tangent of PCB Laminates Kevin Hinckley, Sun Microsystems, Burlington, MA Doug Winterberg, Sun Microsystems, Burlington, MA Mike Ballou, Agilent Technologies Gustavo Blando, Sun Microsystems, Burlington, MA Jason R. Miller, Sun Microsystems, Burlington, MA Roger Dame, Sun Microsystems, Burlington, MA Alexander Nosovitski, Sun Microsystems, Burlington, MA Gregory Truhlar, Sun Microsystems, Burlington, MA Shelley Begley, Agilent Technologies Istvan Novak, Sun Microsystems, Burlington, MA 1
2 AGENDA Introduction The Capacitance Gradient Method (CGM) Laminate Study Subject, purpose, scope Copper-clad laminates: Low Frequency Bare laminates: High Frequency Unreinforced laminates Composite test results Potential sources of errors Conclusions, acknowledgement DesignCon 2010, Santa Clara, CA. February 2,
3 AGENDA Introduction The Capacitance Gradient Method (CGM) Laminate Study Subject, purpose, scope Copper-clad laminates: Low Frequency Bare laminates: High Frequency Unreinforced laminates Composite test results Potential sources of errors Conclusions, acknowledgement DesignCon 2010, Santa Clara, CA. February 2,
4 INTRODUCTION Laminate loss is becoming more important Df measurement options direct impedance measurements resonance-based methods wide-band model-based signature tests Multitude of IPC standards for Df testing No agreed-upon method followed by the majority Data (if available) may be conflicting and confusing DesignCon 2010, Santa Clara, CA. February 2,
5 AGENDA Introduction The Capacitance Gradient Method (CGM) Laminate Study Subject, purpose, scope Copper-clad laminates: Low Frequency Bare laminates: High Frequency Unreinforced laminates Composite test results Potential sources of errors Conclusions, acknowledgement DesignCon 2010, Santa Clara, CA. February 2,
6 THE CAPACITANCE GRADIENT METHOD (1) 1.E+03 1.E+02 1.E+01 1.E+00 1.E-01 Impedance magnitude and phase [ohm, deg] Magnitude Phase E E+06 1.E+07 1.E+08 1.E+09 1.E What is it and what are the steps Df derived from change in Capacitance with frequency Measure the impedance of a CCL (Copper Clad Laminate) DUT sample Extract capacitance vs frequency Establish the trendline of C(f) Calculate Df(f) from Wideband Debye model Measured and estimated capacitance and Df [F, -] 2.00E Estimated Df 1.75E E E E-10 Measured capacitance Estimated capacitance Log frequency [Hz] DesignCon 2010, Santa Clara, CA. February 2,
7 THE CAPACITANCE GRADIENT METHOD (2) The theory behind it Capacitance can be extracted from Im{Z} The real and imaginary parts of impedance are linked through causality constraints Integral wide-band Debye model needs only one Df(fo) point to define the entire curve Df is proportional to the slope of Dk Im{Z} Re{Z} ε ( ω) r 5.0E+0 4.0E+0 3.0E+0 2.0E+0 ωc Impedance Vector Integral Wide-band Debye model: ' = ε Dk 2 ' ε Δ + m m Dk(f), Df(f) [-] 1 ω2 + ln ω + Df 1 jω 1 jω ln(10) 2.0E-2 1.6E-2 1.2E-2 8.0E-3 1.0E+0 4.0E-3 0.0E+0 0.0E+0 1.E+06 1.E+07 1.E+08 1.E+09 1.E+10 DesignCon 2010, Santa Clara, CA. February 2,
8 THE CAPACITANCE GRADIENT METHOD (3) Assumptions, benefits Error vector Relies on Wideband Debye model: >> input data is OK from any limited frequency band Admittance Vector ωc Df = G / ωc C(f) is closer related to the magnitude of Y, relative measurement error is usually lower C(f) is measured in a convenient low frequency band >> there are fewer error factors 5.0E+0 4.0E+0 3.0E+0 Dk G Dk(f), Df(f) [-] Df 2.0E-2 1.6E-2 1.2E-2 2.0E+0 8.0E-3 1.0E+0 4.0E-3 0.0E+0 0.0E+0 1.E+06 1.E+07 1.E+08 1.E+09 1.E+10 DesignCon 2010, Santa Clara, CA. February 2,
9 THE CAPACITANCE GRADIENT METHOD (4) Limitations Does not work if/where Wideband Debye model is not valid Lowest frequency is set by impedance limit High-frequency limit is set by lowest resonance frequency Impedance magnitude and phase [ohm, deg] 1.0E+03 Phase E Magnitude 1.0E E E E E E E E E E E E E+02 Frequency limits of measurements [Hz] Resonance Limit Impedance Limit 1.0E+01 1.E+01 1.E+02 1.E+03 1.E+04 1.E+05 Size of square [mil] 1.0E-02 1.E+06 1.E+07 1.E+08 1.E+09 1.E+10 DUT size limitation Effective working area -150 DesignCon 2010, Santa Clara, CA. February 2,
10 AGENDA Introduction The Capacitance Gradient Method (CGM) Laminate Study Subject, purpose, scope Copper-clad laminates: Low Frequency Bare laminates: High Frequency Unreinforced laminates Composite test results Potential sources of errors Conclusions, acknowledgement DesignCon 2010, Santa Clara, CA. February 2,
11 LAMINATE STUDY: Subject, purpose, scope (1) Subject Df (no Dk) Purpose Correlate CGM against other methods Find a Df test method that fits our needs Scope Glass-reinforced laminates 45% - 55% glass-resin ratio 4-5 mil thickness One glass style DesignCon 2010, Santa Clara, CA. February 2,
12 LAMINATE STUDY: Subject, purpose, scope (2) Material Laminate A FR408HR Laminate B R1566V Laminate C LGC-451HR Laminate D 370HR Thickness (mil) Glass Style Resin Content (%) 5.0 # # # # Vendor Df Freq (GHz) Method (IPC) DesignCon 2010, Santa Clara, CA. February 2,
13 AGENDA Introduction The Capacitance Gradient Method (CGM) Laminate Study Subject, purpose, scope Copper-clad laminates: Low Frequency Bare laminates: High Frequency Unreinforced laminates Composite test results Potential sources of errors Conclusions, acknowledgement DesignCon 2010, Santa Clara, CA. February 2,
14 COPPER CLAD LAMINATES: Low Frequency (1) Laminate A measured with E4294A Impedance Analyzer and 16192A SMD (Surface Mount Device) fixture Measurements taken on unconditioned samples 1.68E-09 Capacitance at mid-side points [F] 1.66E E E E-09 1.E+03 1.E+04 1.E+05 1.E+06 1.E E-02 Loss tangent at mid-side points [-] 7.50E E E E+00 1.E+03 1.E+04 1.E+05 1.E+06 1.E+07 DesignCon 2010, Santa Clara, CA. February 2,
15 COPPER CLAD LAMINATES: Low Frequency (2) Comparing the four laminates 2.50E-02 Df(f) of Copper-Clad Laminates 2.00E-02 Laminate D Laminate C 1.50E-02 Laminate B 1.00E-02 Laminate A 5.00E E E E E E E E+07 DesignCon 2010, Santa Clara, CA. February 2,
16 COPPER CLAD LAMINATES: Low Frequency (3) Laminate A, 3 x3 size Correlation to Integral Wideband Debye model is poor Differential form of Wideband Debye model correlates well C( f ) C( f + Δf ) a Df ( f ) = ; a = C( f ) f + Δf ln f π 2 ln(10) 1.00E E-03 Loss tangent at mid-side points [-] Df(f) from 1MHz 1.00E E-03 Loss tangent at mid-side points [-] 5.00E E E-03 Df(f) from 10kHz Df(f) from 100kHz 0.00E+00 1.E+03 1.E+04 1.E+05 1.E+06 1.E E-03 Df(f) from Differential Debye Model 0.00E+00 1.E+03 1.E+04 1.E+05 1.E+06 1.E+07 DesignCon 2010, Santa Clara, CA. February 2,
17 AGENDA Introduction The Capacitance Gradient Method (CGM) Laminate Study Subject, purpose, scope Copper-clad laminates: Low Frequency Bare laminates: High Frequency Unreinforced laminates Composite test results Potential sources of errors Conclusions, acknowledgement DesignCon 2010, Santa Clara, CA. February 2,
18 BARE LAMINATES: High Frequency Instrumentation for 1MHz 1GHz: E4991A and 16453A fixture (Parallel Plate) Instrumentation for 10GHz: E8363A and 85072A Split Cylinder Resonator (SCR) Sample Bare laminate sample Fixture creates plate capacitor C(f) and D(f) directly measured Cylinder Q is measured with/without DUT Dk and Df are calculated from shift of resonance frequency and Q DesignCon 2010, Santa Clara, CA. February 2,
19 B-STAGE BARE LAMINATES: High Frequency (1) All 4 laminates measured with PP and SCR Measurements taken on unconditioned samples Df of B-Stage Laminates 2.00E E E-02 Laminate D Laminate C Laminate B Laminate A B-stage: not fully cured resin Df < 1% under 1MHz All laminates show similar trends 5.00E E+00 1.E+06 1.E+07 1.E+08 1.E+09 1.E+10 Significant changes in slope Dashed line indicates frequency range with no data DesignCon 2010, Santa Clara, CA. February 2,
20 B-STAGE BARE LAMINATES: High Frequency (2) Integral Wideband Debye model does not match Differential Debye model correlates well Df B-Stage Laminate B [-] 2.00E-02 10GHz 1GHz 1.60E MHz 1.20E E-03 10MHz 4.00E-03 Df(f) from differential Debye model 0.00E+00 1.E+06 1.E+07 1.E+08 1.E+09 1.E+10 DesignCon 2010, Santa Clara, CA. February 2,
21 C-STAGE BARE LAMINATES: High Frequency All 4 laminates measured with PP and SCR Measurements taken on unconditioned samples Df of C-Stage Laminates 2.00E E E E-03 Laminate D Laminate C Laminate B Laminate A C-stage: fully cured resin Trend significantly different Multiple inflection points Neither integral Wideband Debye nor Differential Debye model correlates well Df(f) from differential Debye model 0.00E+00 1.E+06 1.E+07 1.E+08 1.E+09 1.E+10 DesignCon 2010, Santa Clara, CA. February 2,
22 C-STAGE BARE LAMINATES: Etching Etching Experiment Why did trend change from B-stage to C-stage? 2.0E-02 Df, Laminate D, inner and outer layer etching [-] C-stage were etched cores Impact of inner vs. outer layer etching process is minimal 1.6E E-02 Outer Process Parallel Plate Inner Process Parallel Plate Outer Process SCR Inner Process SCR 8.0E-03 1.E+06 1.E+07 1.E+08 1.E+09 1.E+10 DesignCon 2010, Santa Clara, CA. February 2,
23 C-STAGE BARE LAMINATES: Soaking Is moisture responsible for Df(f) signature? Qualitative measurements by Parallel Plate and SCR methods 1.4E-02 Loss tangent of Laminate A [-] 1.2E E-02 Parallel Plate Fixture soaked Split Cylinder soaked 8.0E E E E-03 Parallel Plate Fixture as is Split Cylinder as is 2 Hour Soak in pressure cooker Moisture absorption increases Df but doesn t change trend 0.0E+00 1.E+07 1.E+08 1.E+09 1.E+10 DesignCon 2010, Santa Clara, CA. February 2,
24 C-STAGE BARE LAMINATES: Baking Step 1 Step 2 Step 3 Step 4 110C 2 110C C 2 185C Df of Laminate B [-] 2.0E-02 Step 2 1.6E-02 Step 1 1.2E E E E+00 Step 3 Step 4 1.E+06 1.E+07 1.E+08 1.E+09 Baking DOES change Df signature Step 4 shows previous C-stage trend Additional baking had no effect DesignCon 2010, Santa Clara, CA. February 2,
25 AGENDA Introduction The Capacitance Gradient Method (CGM) Laminate Study Subject, purpose, scope Copper-clad laminates: Low Frequency Bare laminates: High Frequency Unreinforced laminates Composite test results Potential sources of errors Conclusions, acknowledgement DesignCon 2010, Santa Clara, CA. February 2,
26 UNREINFORCED LAMINATES (1) Purpose: checking to see if difference in field orientation shows up in isotropic laminates as well 6.00E-02 Df Low Frequency [-] 2.00E-02 Df High Frequency [-] 5.00E E E E-02 Negative Df slope 1.20E-02 Inflection point in Df(f) is still present 2.00E E E E E+00 1.E+02 1.E+03 1.E+04 1.E+05 1.E E+00 1.E+06 1.E+07 1.E+08 1.E+09 1.E+10 Low and high-frequency Df signature of DuPont FR0121A acrylic laminate DesignCon 2010, Santa Clara, CA. February 2,
27 UNREINFORCED LAMINATES (3) Df of Oak Mitsui Technologies BC24M 1/1 (left graph) and experimental laminate (right graph). Blue data points: SUN Microsystems; red data points: courtesy of Oak Mitsui Technologies. 2.5E E-02 Df BC24M Laminate Maybe no inflection point 1.0E E-03 Df Experimental Laminate Maybe no inflection point 1.5E E E E E E E+00 1.E+06 1.E+07 1.E+08 1.E+09 1.E E+00 1.E+06 1.E+07 1.E+08 1.E+09 1.E+10 DesignCon 2010, Santa Clara, CA. February 2,
28 AGENDA Introduction The Capacitance Gradient Method (CGM) Laminate Study Subject, purpose, scope Copper-clad laminates: Low Frequency Bare laminates: High Frequency Unreinforced laminates Composite test results Potential sources of errors Conclusions, acknowledgement DesignCon 2010, Santa Clara, CA. February 2,
29 COMPOSITE TEST RESULTS (1) Df of Laminate B for two different resin contents, measured with Short Pulse Propagation (SPP) method. Data courtesy of Compeq. Df variation based on resin content [-] 2.50E E E E-02 Fitted 68.6% resin Fitted 46.7% resin 5.00E E E E E E E E+01 Frequency [GHz] SPP: Laminated interconnect is measured with a narrow pulse Different length traces are measured Complex propagation constant is calculated from far-end received pulse From cross section data, DC resistance and field-solver data, a first order model is created R(f), L(f), C(f) and G(f) are fitted to match measured response DesignCon 2010, Santa Clara, CA. February 2,
30 COMPOSITE TEST RESULTS (2) Df of Laminate A (left graph) and Laminate B (right graph) with different measurement methods. SPP data courtesy of Compeq and GCE 2.00E-02 Df of Laminate A [-] 2.00E-02 Df of Laminate B [-] 1.50E E E E E E-03 GCE 50.5% SUN PP SUN SCR 0.00E+00 1.E-04 1.E-03 1.E-02 1.E-01 1.E+00 1.E+01 Frequency [GHz] GCE 50.5% 1.20E-02 Compeq 48.66% SUN PP SUN SCR 1.00E-02 1.E-04 1.E-03 1.E-02 1.E-01 1.E+00 1.E+01 Frequency [GHz] DesignCon 2010, Santa Clara, CA. February 2,
31 AGENDA Introduction The Capacitance Gradient Method (CGM) Laminate Study Subject, purpose, scope Copper-clad laminates: Low Frequency Bare laminates: High Frequency Unreinforced laminates Composite test results Potential sources of errors Conclusions, acknowledgement DesignCon 2010, Santa Clara, CA. February 2,
32 POTENTIAL SOURCES OF ERRORS (1) Impact of electrode pressure of 16453A fixture on the measured capacitance and Df Capacitance and Df [F, -] 1.2E E-11 Capacitance 2.5E E E E E-12 Df 1.0E E E-12 Low pressure Medium pressure High pressure 5.0E E E+00 1.E+07 1.E+08 1.E+09 DesignCon 2010, Santa Clara, CA. February 2,
33 POTENTIAL SOURCES OF ERRORS (2) Impact of point averaging in E4991A Impedance Analyzer 4.E-02 Df(f) 3.E-02 2.E-02 1.E-02 0.E E E E E E E+06 '1 pt' '2 pts' '5 pts' '10 pts' '20 pts' '50 pts' '100 pts' DesignCon 2010, Santa Clara, CA. February 2,
34 POTENTIAL SOURCES OF ERRORS (3) Impact of stacking on Df. Laminate D samples were measured in 16453A Parallel-Plate fixture. 2.5E-02 Df of Laminate D 2.3E E-02 Sample 1 Sample 1&2 1.9E-02 Sample 1&2&3 Sample 1&2&3&4 1.7E-02 Sample 1&2&3&4&5 1.5E-02 1.E+06 1.E+07 1.E+08 1.E+09 DesignCon 2010, Santa Clara, CA. February 2,
35 SUMMARY AND CONCLUSIONS Wideband Debye model does not match measured data Multiple inflection points on Df(f) curves CGM can not be used to extrapolate to higher frequencies with no data Differential Wideband Debye model matches measured Df data wherever capacitance can be extracted reliably CGM can be used within the measured frequency range to crosscorrelate data Short Pulse Propagation, Parallel-plate and Split-cylinder methods provide different results DesignCon 2010, Santa Clara, CA. February 2,
36 ACKNOWLEDGEMENT The authors wish to express their thanks to the following companies and individuals for their valuable comments and suggestions, for providing samples and measurement results: LG Innotek (Jay Juon, Mickey An), GCE (Dan Slocum Jr, Dino Chen, Joe Beers), Compeq (Michael Spencer, Richard Tu, Jesse Tsai), Viasystems (Greg Lucas), DuPont (Gerry Sinks, Glenn E. Oliver, David McGregor), Oak Mitsui Technologies (John Andresakis, Jin-Hyun Hwang), Amphenol (Bob McGrath, Tony King), Panasonic (Antonio Senese), Northeastern University (Nian Sun, Xing Xing), Agilent Technologies (Yasuhiro Mori), IBM (Roger Krabbenhoft and Alina Deutsch), CCNi (Don DeGroot), Sun Microsystems (Karl Sauter, Mike Freda). DesignCon 2010, Santa Clara, CA. February 2,
37 THANK YOU 37
Making Sense out of Dielectric Loss Numbers, Specifications and Test Methods
DesignCon 2010 Technical panel: Making Sense out of Dielectric Loss Numbers, Specifications and Test Methods Panelists: Don DeGroot Roger Krabbenhoft Tony Senese Allen F. Horn Istvan Novak* CCNi IBM Panasonic
More informationSignal Integrity
www.tuc.com.tw Signal Integrity Factors influencing Signal Integrity 2 Studying Factors Studied the following factors Resin system Fabric Construction Conductor Moisture Temperature Test method 3 Resin
More informationMaking Sense of Laminate Dielectric Properties By Michael J. Gay and Richard Pangier Isola
Making Sense of Laminate Dielectric Properties By Michael J. Gay and Richard Pangier Isola Abstract System operating speeds continue to increase as a function of the consumer demand for such technologies
More information<Insert Picture Here> DC and AC Bias Dependence of Capacitors
DC and AC Bias Dependence of Capacitors Istvan Novak, Kendrick Barry Williams, Jason R. Miller, Gustavo Blando, Nathaniel Shannon DesignCon East 211 DCE2, September 27, 211 Outline
More informationCROSSTALK DUE TO PERIODIC PLANE CUTOUTS. Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems
CROSSTALK DUE TO PERIODIC PLANE CUTOUTS Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems 1 Outline 1 Introduction 2 Crosstalk Theory 3 Measurement 4 Simulation correlation 5 Parameterized
More informationWhat is New about Thin Laminates in 2013?
PCBDesign 007 QuietPower column What is New about Thin Laminates in 2013? Istvan Novak, Oracle, February 2013 It is almost two years ago that the QuietPower column Thin Laminates: Buried Capacitance or
More informationPractical Measurements of Dielectric Constant and Loss for PCB Materials at High Frequency
8 th Annual Symposium on Signal Integrity PENN STATE, Harrisburg Center for Signal Integrity Practical Measurements of Dielectric Constant and Loss for PCB Materials at High Frequency Practical Measurements
More informationDesignCon Effect of Power Plane Inductance on Power Delivery Networks. Shirin Farrahi, Cadence Design Systems
DesignCon 2019 Effect of Power Plane Inductance on Power Delivery Networks Shirin Farrahi, Cadence Design Systems shirinf@cadence.com, 978-262-6008 Ethan Koether, Oracle Corp ethan.koether@oracle.com Mehdi
More informationHow the Braid Impedance of Instrumentation Cables Impact PI and SI Measurements
How the Braid Impedance of Instrumentation Cables Impact PI and SI Measurements Istvan Novak (*), Jim Nadolny (*), Gary Biddle (*), Ethan Koether (**), Brandon Wong (*) (*) Samtec, (**) Oracle This session
More informationMeasurement and Comparative S21 Performance of Raw and Mounted Decoupling Capacitors
Measurement and Comparative S21 Performance of Raw and Mounted Decoupling Capacitors Summary Introduction Capacitors All IC power systems require some level of passive decoupling. The ability to accurately
More informationHow Long is Too Long? A Via Stub Electrical Performance Study
How Long is Too Long? A Via Stub Electrical Performance Study Michael Rowlands, Endicott Interconnect Michael.rowlands@eitny.com, 607.755.5143 Jianzhuang Huang, Endicott Interconnect 1 Abstract As signal
More informationAdditional Trace Losses due to Glass-Weave Periodic Loading
Additional Trace Losses due to Glass-Weave Periodic Loading Jason R. Miller Gustavo J. Blando Istvan Novak Sun Microsystems, Inc. Tel: (781) 442-2274, e-mail: Jason.R.Miller@Sun.com Abstract In this paper,
More informationPCB Routing Guidelines for Signal Integrity and Power Integrity
PCB Routing Guidelines for Signal Integrity and Power Integrity Presentation by Chris Heard Orange County chapter meeting November 18, 2015 1 Agenda Insertion Loss 101 PCB Design Guidelines For SI Simulation
More informationDesignCon East DC and AC Bias Dependence of Capacitors Including Temperature Dependence
DesignCon East 211 DC and AC Bias Dependence of Capacitors Including Temperature Dependence Istvan Novak, Oracle-America Inc. istvan.novak@oracle.com Kendrick Barry Williams, Oracle-America Inc. kendrick.barry.williams@oracle.com
More informationProduction Short Pulse Propagation System for Measuring Frequency Dependent Loss. John DiTucci
Production Short Pulse Propagation System for Measuring Frequency Dependent Loss John DiTucci Introbotics Corporation Introbotics Corporation Copyright 2009 Objective Describe a Production System Using
More informationRound Robin of High Frequency Test Methods by IPC-D24C Task Group
Round Robin of High Frequency Test Methods by IPC-D24C Task Group Glenn Oliver Jonathan Weldon DuPont Research Triangle Park, NC Chudy Nwachukwu Isola Chandler, AZ John Andresakis Park Electrochemical
More informationDesignCon 2012 Vias, Structural Details and their Effect on System Performance
DesignCon 2012 Vias, Structural Details and their Effect on System Performance Roger Dame, Oracle Corporation Gustavo Blando, Oracle Corporation Istvan Novak, Oracle Corporation Jason Miller, Oracle Corporation
More informationThe Facts about the Input Impedance of Power and Ground Planes
The Facts about the Input Impedance of Power and Ground Planes The following diagram shows the power and ground plane structure of which the input impedance is computed. Figure 1. Configuration of the
More informationPractical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems
Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems Presented by Chad Smutzer Mayo Clinic Special Purpose Processor Development
More informationApplication Note 5525
Using the Wafer Scale Packaged Detector in 2 to 6 GHz Applications Application Note 5525 Introduction The is a broadband directional coupler with integrated temperature compensated detector designed for
More informationGrundlagen der Impedanzmessung
Grundlagen der Impedanzmessung presented by Michael Benzinger Application Engineer - RF & MW Agenda Impedance Measurement Basics Impedance Basics Impedance Dependency Factors Impedance Measurement Methods
More informationPCB Material Selection for High-speed Digital Designs. Add a subtitle
PCB Material Selection for High-speed Digital Designs Add a subtitle Outline Printed Circuit Boards (PCBs) for Highspeed Digital (HSD) applications PCB factors that limit High-speed Digital performance
More informationNan Ya Plastics Corp.
Nan Ya Plastics Corp. The Signal Integrity Study with Fiber Weave Effect Speaker: Peter Liang Electro Material Div. Copper Clad Laminate Unit Nanya CCL 1 Outline: -Demand of High Data Rate For Transmission
More informationGuide to CMP-28/32 Simbeor Kit
Guide to CMP-28/32 Simbeor Kit CMP-28 Rev. 4, Sept. 2014 Simbeor 2013.03, Aug. 10, 2014 Simbeor : Easy-to-Use, Efficient and Cost-Effective Electromagnetic Software Introduction Design of PCB and packaging
More informationHow to Design Good PDN Filters
How to Design Good PDN Filters Istvan Novak, Samtec This session was presented as part of the DesignCon 2019 Conference and Expo. For more information on the event, please go to DesignCon.com 1 How to
More informationCustom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch
Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Measurement and Model Results prepared by Gert Hohenwarter 12/14/2015 1 Table of Contents TABLE OF CONTENTS...2 OBJECTIVE...
More informationHow to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box Models
Slide -1 Bogatin Enterprises and LeCroy Corp No Myths Allowed Webinar Time before start: How to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box
More informationCalibration and De-Embedding Techniques in the Frequency Domain
Calibration and De-Embedding Techniques in the Frequency Domain Tom Dagostino tom@teraspeed.com Alfred P. Neves al@teraspeed.com Page 1 Teraspeed Labs Teraspeed Consulting Group LLC 2008 Teraspeed Consulting
More informationPreamplifier Options for Reducing Cable-Braid Loop Error
QuietPower columns, December 2018 Preamplifier Options for Reducing Cable-Braid Loop Error Istvan Novak, Samtec It has been known for quite some time [1] that when we measure low impedance with the Two-port
More informationChallenges and Solutions for Removing Fixture Effects in Multi-port Measurements
DesignCon 2008 Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements Robert Schaefer, Agilent Technologies schaefer-public@agilent.com Abstract As data rates continue to rise
More informationNovel Substrate with Combined Embedded Capacitance and Resistance for Better Electrical Performance and Higher Integration
Novel Substrate with Combined Embedded Capacitance and Resistance for Better Electrical Performance and Higher Integration John Andresakis, Pranabes Pramanik Oak-Mitsui Technologies, LLC Dan Brandler,
More informationExtraction of Broadband Error Boxes for Microprobes and Recessed Probe Launches for Measurement of Printed Circuit Board Structures
Extraction of Broadband Error Boxes for Microprobes and Recessed Probe Launches for Measurement of Printed Circuit Board Structures, Renato Rimolo-Donadio, Christian Schuster Institut für TU Hamburg-Harburg,
More informationLosses Induced by Asymmetry in Differential Transmission Lines
DesignCon 27 Losses Induced by Asymmetry in Differential Transmission Lines Gustavo Blando, Sun Microsystems Jason R. Miller, Sun Microsystems Istvan Novak, Sun Microsystems Abstract Even though differential
More informationPCB Trace Impedance: Impact of Localized PCB Copper Density
PCB Trace Impedance: Impact of Localized PCB Copper Density Gary A. Brist, Jeff Krieger, Dan Willis Intel Corp Hillsboro, OR Abstract Trace impedances are specified and controlled on PCBs as their nominal
More informationHigh Frequency Dk and Df Test Methods Comparison High Density Packaging User Group (HDP) Project
As originally published in the IPC APEX EXPO Conference Proceedings. High Frequency Dk and Df Test Methods Comparison High Density Packaging User Group (HDP) Project Karl Sauter Oracle Corporation Santa
More informationChallenges and More Challenges SW Test Workshop June 9, 2004
Innovating Test Technologies Challenges and More Challenges SW Test Workshop June 9, 2004 Cascade Microtech Pyramid Probe Division Ken Smith Dean Gahagan Challenges and More Challenges Probe card requirements
More informationEssential Thermal Mechanical Concepts Needed in Today s Microwave Circuit Designs. John Coonrod, Nov. 13 th, 2014
Essential Thermal Mechanical Concepts Needed in Today s Microwave Circuit Designs John Coonrod, Nov. 13 th, 2014 1 Outline Page Basic overview of heat flow for PCB s (Printed Circuit Board) Understanding
More informationAries Kapton CSP socket
Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationA MATERIAL WORLD Modeling dielectrics and conductors for interconnects operating at Gbps
TITLE A MATERIAL WORLD Modeling dielectrics and conductors for interconnects operating at 10-50 Gbps C. Nwachukwu, (Isola) Y. Shlepnev, (Simberian) S. McMorrow, (Teraspeed-Samtec) Image Practical PCB Material
More informationMeasuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths
Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths Controlled impedance printed circuit boards (PCBs) often include a measurement coupon, which typically
More informationPhysically-Based Distributed Models for Multi-Layer Ceramic Capacitors
Physically-Based Distributed Models for Multi-Layer Ceramic Capacitors Charles R Sullivan and Yuqin Sun Thayer School of Engineering Dartmouth College http://power.thayer.dartmouth.edu/ Introduction Why
More informationLessons learned: How to Make Predictable PCB Interconnects for Data Rates of 50 Gbps and Beyond
DesignCon 2014 Lessons learned: How to Make Predictable PCB Interconnects for Data Rates of 50 Gbps and Beyond Wendem Beyene, Rambus Inc. wbeyene@rambus.com Yeon-Chang Hahm, Rambus Inc. Jihong Ren, Rambus
More informationA Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs
A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net
More informationAries QFP microstrip socket
Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4
More informationCHAPTER 4. Practical Design
CHAPTER 4 Practical Design The results in Chapter 3 indicate that the 2-D CCS TL can be used to synthesize a wider range of characteristic impedance, flatten propagation characteristics, and place passive
More informationPCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing. Introduction
PCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing May 2008, v1.0 Application Note 528 Introduction As data rates increase, designers are increasingly moving away from
More informationRLC Frequency Response
1. Introduction RLC Frequency Response The student will analyze the frequency response of an RLC circuit excited by a sinusoid. Amplitude and phase shift of circuit components will be analyzed at different
More informationBill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.
098-219r2 Prepared by: Ed Armstrong Zane Daggett Bill Ham Martin Ogbuokiri Date: 07-24-98 Revised: 09-29-98 Revised again: 10-14-98 Revised again: 12-2-98 Revised again: 01-18-99 1. REQUIREMENTS FOR SPI-3
More informationMicrowave Metrology -ECE 684 Spring Lab Exercise T: TRL Calibration and Probe-Based Measurement
ab Exercise T: TR Calibration and Probe-Based Measurement In this project, you will measure the full phase and magnitude S parameters of several surface mounted components. You will then develop circuit
More informationThe Effect of Radiation Losses on High Frequency PCB Performance. John Coonrod Rogers Corporation Advanced Circuit Materials Division
he Effect of adiation osses on High Frequency PCB Performance John Coonrod ogers Corporation Advanced Circuit Materials Division he Effect of adiation osses on High Frequency PCB Performance Basic concepts
More informationINTRODUCTION TO AC FILTERS AND RESONANCE
AC Filters & Resonance 167 Name Date Partners INTRODUCTION TO AC FILTERS AND RESONANCE OBJECTIVES To understand the design of capacitive and inductive filters To understand resonance in circuits driven
More informationHow to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model
How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model HSD Strategic Intent Provide the industry s premier HSD EDA software. Integration of premier
More informationComprehensive Information of Dielectric Constants for Circuit Design using Rogers High Frequency Materials
Comprehensive Information of Dielectric Constants for Circuit Design using Rogers High Frequency Materials Abstract The text is an extension of a paper titled General Information of Dielectric Constants
More informationDesign and Demonstration of a Passive, Broadband Equalizer for an SLED Chris Brinton, Matthew Wharton, and Allen Katz
Introduction Design and Demonstration of a Passive, Broadband Equalizer for an SLED Chris Brinton, Matthew Wharton, and Allen Katz Wavelength Division Multiplexing Passive Optical Networks (WDM PONs) have
More informationAnalysis of Via Capacitance in Arbitrary Multilayer PCBs
722 IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, VOL. 49, NO. 3, AUGUST 2007 value for a reverberation chamber with an electrically large stirrer. The method proposed in this paper suggests that
More informationCharacterizing Non-Standard Impedance Channels with 50 Ohm Instruments
Characterizing Non-Standard Impedance Channels with 50 Ohm Instruments Julian Ferry, Jim Nadolny, Craig Rapp: Samtec Inc. Mike Resso, O.J. Danzy: Agilent Technologies Introduction Emerging systems are
More informationEffect of slots in reference planes on signal propagation in single and differential t-lines
Simbeor Application Note #2007_09, November 2007 2007 Simberian Inc. Effect of slots in reference planes on signal propagation in single and differential t-lines Simberian, Inc. www.simberian.com Simbeor:
More informationPOT/GAL 15 V 10 A and POT/GAL 30 V 2 A. Electrochemical Impedance Potentiostat Galvanostat Test Interface for Alpha-A Analyzer
POT/GAL 15 V 10 A and POT/GAL 30 V 2 A Electrochemical Impedance Potentiostat Galvanostat Test Interface for Alpha-A Analyzer Issue: 10/2011 Rev. 2.50 by Novocontrol Technologies GmbH & Co. KG Novocontrol
More informationDemystifying Vias in High-Speed PCB Design
Demystifying Vias in High-Speed PCB Design Keysight HSD Seminar Mastering SI & PI Design db(s21) E H What is Via? Vertical Interconnect Access (VIA) An electrical connection between layers to pass a signal
More informationTexas Instruments DisplayPort Design Guide
Texas Instruments DisplayPort Design Guide April 2009 1 High Speed Interface Applications Introduction This application note presents design guidelines, helping users of Texas Instruments DisplayPort devices
More informationLoopBack Relay. GLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay
GLB363 Series With Built-in AC Bypass Capacitors / DC SERIES DESIGNATION GLB363 RELAY TYPE, Sensitive Coil, Surface Mount Ground Shield and Stub pins with AC Bypass Capacitors or No capacitor DESCRIPTION
More informationOn the Road to 5G Advances in Enabling Technology: A Materials Perspective
On the Road to 5G Advances in Enabling Technology: A Materials Perspective Agenda Brief summary of 5G Material choices PTFE, thermosets & newer resin systems Detailed electrical characterization Dielectric
More informationElectromagnetic Analysis of AC Coupling Capacitor Mounting Structures
Simbeor Application Note #2008_02, April 2008 2008 Simberian Inc. Electromagnetic Analysis of AC Coupling Capacitor Mounting Structures Simberian, Inc. www.simberian.com Simbeor : Easy-to-Use, Efficient
More informationMigrating 4195A to E5061B LF-RF Network Analyzer. April 2010 Agilent Technologies
Migrating 4195A to E61B LF-RF Network Analyzer April 2010 Agilent Technologies Page 1 Contents Overview of 4195A to E61B migration Migrating 4195A to E61B in network measurements Migrating 4195A to E61B
More informationZ-Wrap-110 Loss 31 July 01
Z-Wrap-11 Loss 31 July 1 Z-Axis J. Sortor TEST METHOD: To accurately measure complex impedance, it is required that the network analyzer be calibrated up to the phase plane of the unit under test (UUT).
More informationLimitations And Accuracies Of Time And Frequency Domain Analysis Of Physical Layer Devices
Limitations And Accuracies Of Time And Frequency Domain Analysis Of Physical Layer Devices Outline Short Overview Fundamental Differences between TDR & Instruments Calibration & Normalization Measurement
More informationHigh-Speed Circuit Board Signal Integrity
High-Speed Circuit Board Signal Integrity For a listing of recent titles in the Artech House Microwave Library, turn to the back of this book. High-Speed Circuit Board Signal Integrity Stephen C. Thierauf
More informationPower Distribution Status and Challenges
Greetings from Georgia Institute of Institute Technology of Technology Power Distribution Status and Challenges Presented by Madhavan Swaminathan Packaging Research Center School of Electrical and Computer
More informationSirindhorn International Institute of Technology Thammasat University
Sirindhorn International Institute of Technology Thammasat University School of Information, Computer and Communication Technology COURSE : ECS 34 Basic Electrical Engineering Lab INSTRUCTOR : Dr. Prapun
More informationPart Number I s (Amps) n R s (Ω) C j (pf) HSMS x HSMS x HSCH x
The Zero Bias Schottky Detector Diode Application Note 969 Introduction A conventional Schottky diode detector such as the Agilent Technologies requires no bias for high level input power above one milliwatt.
More informationMichelle Rybak. June Department of Electrical Engineering and Computer Science May 9, Signature redacted. Signature redacted
Characterizing Dielectric Materials with a Feedback-Based Model by Michelle Rybak Submitted to the Department of Electrical Engineering and Computer Science in partial fulfillment of the requirements for
More information25Gb/s Ethernet Channel Design in Context:
25Gb/s Ethernet Channel Design in Context: Channel Operating Margin (COM) Brandon Gore April 22 nd 2016 Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM?
More informationMinimization of Reflection from AC Coupling Capacitors
Simbeor Application Note #2008_04, September 2008 2008 Simberian Inc. Minimization of Reflection from AC Coupling Capacitors Simberian, Inc. www.simberian.com Simbeor : Easy-to-Use, Efficient and Cost-Effective
More informationEffect of Power Noise on Multi-Gigabit Serial Links
Effect of Power Noise on Multi-Gigabit Serial Links Ken Willis (kwillis@sigrity.com) Kumar Keshavan (ckumar@sigrity.com) Jack Lin (jackwclin@sigrity.com) Tariq Abou-Jeyab (tariqa@sigrity.com) Sigrity Inc.,
More informationThe Design of A 125W L-Band GaN Power Amplifier
Sheet Code RFi0613 White Paper The Design of A 125W L-Band GaN Power Amplifier This paper describes the design and evaluation of a single stage 125W L-Band GaN Power Amplifier using a low-cost packaged
More informationRadio Frequency Electronics
Radio Frequency Electronics Preliminaries IV Born 22 February 1857, died 1 January 1894 Physicist Proved conclusively EM waves (theorized by Maxwell ), exist. Hz names in his honor. Created the field of
More informationKeysight Technologies Power of Impedance Analyzer
Keysight Technologies Power of Impedance Analyzer - Comparison to Network Analyzer Application Note Uncover real characteristics Introduction Keysight s impedance analyzers are the only instruments on
More informationFrequency-Domain Characterization of Power Distribution Networks
Frequency-Domain Characterization of Power Distribution Networks Istvan Novak Jason R. Miller ARTECH H O U S E BOSTON LONDON artechhouse.com Preface Acknowledgments xi xv CHAPTER 1 Introduction 1 1.1 Evolution
More informationEE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS
EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2
More informationULTRA-WIDEBAND DIFFERENTIAL VIDEO AMPLIFIER PACKAGE OUTLINE
FEATURES BANDWIDTH AND TYPICAL GAIN 12 MHz at AVOL = 3 17 MHz at AVOL = 7 MHz at AVOL = ULTRA-WIDEBAND DIFFERENTIAL VIDEO AMPLIFIER VERY SMALL PHASE DELAY GAIN ADJUSTABLE FROM TO 3 NO FREQUENCY COMPENSATION
More informationEE 340 Transmission Lines. Spring 2012
EE 340 Transmission Lines Spring 2012 Physical Characteristics Overhead lines An overhead transmission line usually consists of three conductors or bundles of conductors containing the three phases of
More informationThe Quantitative Measurement of the Effectiveness of Decoupling Capacitors in Controlling Switching Transients from Microprocessors
The Quantitative Measurement of the Effectiveness of Decoupling Capacitors in Controlling Switching Transients from Microprocessors Dale L. Sanders X2Y Attenuators, LLC 37554 Hills Tech Dr. Farmington
More informationELCAR T ART. 3/3406 3/3620 PAGINA 1 DI 7. servizio automatico documentazione tecnica T T W H
ART. 3/3406 3/3620 PAGINA DI 7 CUSTOMER : CUSTOMER'S REFERENCE : 3/34 3/35 3/36 Series DESCRIPTIONS : SHENGXIN TY : METALLIZED POLYESTER FILM CAPACITOR-BOX series Fig. w T T W H.5max P 20min H S L0.5max
More informationL-BAND COPLANAR SLOT LOOP ANTENNA FOR INET APPLICATIONS
L-BAND COPLANAR SLOT LOOP ANTENNA FOR INET APPLICATIONS Jeyasingh Nithianandam Electrical and Computer Engineering Department Morgan State University, 500 Perring Parkway, Baltimore, Maryland 5 ABSTRACT
More informationAccessories Selection Guide For Impedance Measurements. April 2005
Accessories Selection Guide For Impedance Measurements April 2005 Table of Contents Introduction 1 1. What are Agilent Accessories? 1 2. Types of Accessories 1 3. The Benefits of Agilent Accessories 2
More informationsurface mount chip capacitor model
S (db) CAP-PPI-78N- surface mount chip capacitor model Model Features* Broadband validation: DC 4 GHz Equivalent circuit based Substrate scalable:(.9 H/Er 6.5 mil) Part value scalable: (. to pf) Land Pattern
More informationThe Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects
The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects Dennis Poulin Anritsu Company Slide 1 Outline PSU Signal Integrity Symposium
More informationAgilent Technologies Impedance Measurement Handbook December 2003
Agilent Technologies Impedance Measurement Handbook December 2003 This page intentionally left blank. The Impedance Measurement Handbook A Guide to Measurement Technology and Techniques Copyright 2000-2003
More informationDesignCon Panel discussion: What is New in DC-DC Converters? V. Joseph Thottuvelil GE Energy Chris Young Intersil Zilker Labs
DesignCon 2012 Panel discussion: What is New in DC-DC Converters? Panelists: V. Joseph Thottuvelil GE Energy Chris Young Intersil Zilker Labs Steve Weir IPBLOX Istvan Novak* Oracle * panel organizer and
More informationControlled Impedance. An introduction to the Manufacture of Controlled Impedance P.C.B. s
Controlled Impedance An introduction to the Manufacture of Controlled Impedance P.C.B. s Introduction Over the past few years, we have received many requests for a basic introduction to the manufacture
More informationManufacture and Performance of a Z-interconnect HDI Circuit Card Abstract Introduction
Manufacture and Performance of a Z-interconnect HDI Circuit Card Michael Rowlands, Rabindra Das, John Lauffer, Voya Markovich EI (Endicott Interconnect Technologies) 1093 Clark Street, Endicott, NY 13760
More informationSP4T RF Switch HSWA4-63DR+
MMIC SP4T RF Switch Absorptive RF Switch with internal driver Single Supply Voltage, +2.3V to +5.5V The Big Deal High Isolation, 61 @ 0.9 GHz Low insertion loss, 0.9 at 0.9 GHz High IP3, +58 m Fast switching,
More informationApproach for Probe Card PCB
San Diego, CA High Density and High Speed Approach for Probe Card PCB Takashi Sugiyama Hitachi Chemical Co. Ltd. Overview Technical trend for wafer level testing Requirement for high density and high speed
More informationAgilent Accessories Selection Guide For Impedance Measurements. December 2008
Agilent Accessories Selection Guide For Impedance Measurements December 2008 Table of Contents Introduction 1 1. What are Agilent Accessories? 1 2. Types of Accessories 1 3. The Benefits of Agilent Accessories
More informationChapter 31. Alternating Current. PowerPoint Lectures for University Physics, 14th Edition Hugh D. Young and Roger A. Freedman Lectures by Jason Harlow
Chapter 31 Alternating Current PowerPoint Lectures for University Physics, 14th Edition Hugh D. Young and Roger A. Freedman Lectures by Jason Harlow Learning Goals for Chapter 31 Looking forward at How
More informationA VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz
A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz An Experimentalist's Intuitive Approach Lothar O. (Bud) Hoeft, PhD Consultant, Electromagnetic Effects 5012 San Pedro Ct., NE Albuquerque, NM 87109-2515 (505)
More informationCHAPTER 5 ANALYSIS OF MICROSTRIP PATCH ANTENNA USING STACKED CONFIGURATION
1 CHAPTER 5 ANALYSIS OF MICROSTRIP PATCH ANTENNA USING STACKED CONFIGURATION 5.1 INTRODUCTION Rectangular microstrip patch with U shaped slotted patch is stacked, Hexagonal shaped patch with meander patch
More informationA Broadband High-Efficiency Rectifier Based on Two-Level Impedance Match Network
Progress In Electromagnetics Research Letters, Vol. 72, 91 97, 2018 A Broadband High-Efficiency Rectifier Based on Two-Level Impedance Match Network Ling-Feng Li 1, Xue-Xia Yang 1, 2, *,ander-jialiu 1
More informationDesign Guide for High-Speed Controlled Impedance Circuit Boards
IPC-2141A ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Design Guide for High-Speed Controlled Impedance Circuit Boards Developed by the IPC Controlled Impedance Task Group (D-21c) of the High Speed/High
More informationPractical Design Considerations for Dense, High-Speed, Differential Stripline PCB Routing Related to Bends, Meanders and Jog-outs
Practical Design Considerations for Dense, High-Speed, Differential Stripline PCB Routing Related to Bends, Meanders and Jog-outs AUTHORS Michael J. Degerstrom, Mayo Clinic degerstrom.michael@mayo.edu
More information