WHEN A CMOS technology approaches to a nanometer
|
|
- Amos Adams
- 5 years ago
- Views:
Transcription
1 250 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 21, NO. 2, FEBRUARY 2013 A Wide-Range PLL Using Self-Healing Prescaler/VCO in 65-nm CMOS I-Ting Lee, Yun-Ta Tsai, and Shen-Iuan Liu, Fellow, IEEE Abstract The variability and leakage current in nanoscale CMOS technology may degrade the circuit performances significantly. To accommodate the above issues in a wide-range phase-locked loop (PLL), a self-healing prescaler, a self-healing voltage-controlled oscillator (VCO), and a calibrated charge pump (CP) are presented. This PLL is fabricated in a 65-nm CMOS technology and its active area is mm.forthe self-healing VCO, its measured frequency range is from 60 to 1489 MHz. When this PLL operates at 855 MHz, the measured rms and peak-to-peak jitters are 8.03 and 55.6 ps, respectively. The measured reference spur is dbc. This PLL consumes 4.3 mw from 1.2 V supply without buffers. Index Terms Leakage current, nanoscale CMOS technology, phased-locked loop (PLL). I. INTRODUCTION WHEN A CMOS technology approaches to a nanometer scale, the non-idealities [1], [2], such as variability and leakage current, may significantly affect the circuit performances. The process variability leads to the large variations to degrade the device matching and performances. It may result in only a few dies on a wafer to meet the target performance specifications. The undesired leakage currents also degrade the accuracy and resolution of analog circuits and make digital dynamic circuits not to work properly [3], [4]. For a pmos transistor with 8 m 0.06 m in a 65-nm process, its source and gate are connected to the supply voltage of 1.2 V. Fig. 1(a) shows its simulated drain current versus the drain voltage under different corners. The drain current, i.e., leakage current, is 687 na, 0.12 ua, and 21 ua for the typical, slow-slow, and fast-fast corners, respectively, and 40 C. The leakage current is highly dependent upon the process variations. Fig. 1(b) shows the simulated drain current under different corners and the temperatures with a constant 1.2 V. The leakage current grows very fast in a high temperature environment. A phase-locked loop (PLL) is widely employed in wireline and wireless communication systems. The poor device matching and leakage current vary the common-mode voltage of a ring-based voltage-controlled oscillator (VCO) [5] over a Manuscript received July 29, 2011; revised November 01, 2011; accepted November 10, Date of publication March 05, 2012; date of current version January 17, This work was supported in part by NTU-MTK Laboratory andinpartbynsc,taiwan. The authors are with the Graduate Institute of Electronics Engineering and Department of Electrical Engineering National Taiwan University, Taipei 10617, Taiwan ( lsi@cc.ee.ntu.edu.tw). Color versions of one or more of the figures in this paper are available online at Digital Object Identifier /TVLSI Fig. 1. The simulated drain current versus (a) the drain voltage and (b) temperature for a PMOS with its source and gate connected to 1.2 V. wide frequency range. It may limit the oscillation frequency range of a VCO and causes a VCO not to oscillate in a worst case. To realize a wide-range PLL, the divider following a VCO should operate between the highest and lowest frequencies. When a PLL works at a higher frequency which the static circuits cannot operate, dynamic circuits are needed. A true-single-phase-clocking (TSPC) divider is widely used to realize a prescaler for this PLL. A TSPC prescaler must work over a wide frequency range to cover the process and temperature variations. For a TSPC prescaler, the undesired leakage currents may limit its frequency range or alter the original states of the floating nodes to have a malfunction. The /$ IEEE
2 LEE et al.: WIDE-RANGE PLL USING SELF-HEALING PRESCALER/VCO IN 65-nm CMOS 251 Fig. 2. (a) Conventional divide-by4/5 dual-modulus prescaler using TSPC DFFs [7]. (b) Two kinds of malfunctions occurred at A. (c) The malfunction occurred at. leakage current and current mismatch in a charge pump (CP) will degrade the reference spur and jitter significantly. To mitigate the above problems, a self-healing divide-by-4/5 prescaler and a self-healing VCO are presented in this paper. A time-to-digital converter (TDC) and a 4-bit encoder are used to quantize the phase error and digitally calibrate the CP. This paper is organized as follows. Section II introduces these techniques. Section III describes the performance analysis of these techniques. The experimental results are given in Section IV and the conclusion is given in Section V. II. CIRCUIT DESCRIPTION A. Self-Healing Divide-by-4/5 Dual-Modulus Prescaler Fig. 2(a) shows a conventional divide-by-4/5 dual-modulus prescaler [7] using TSPC DFFs. The undesired leakage current may charge or discharge to alter the states of the nodes A, B, and in this TSPC DFF as shown in Fig. 2(a). For example, two kinds of the malfunctions may occur at the node A as shown in Fig. 2(b), respectively. The first case is that the initial state of the node A is high; however, a leakage current discharges it to ground. The second one is that the initial state of the node A is low, but a leakage current charges it to high. To consider the node B in Fig. 2(a), assume that the leakage current charges the node B to be high when CK is high. It will not affect the original state of the node. Thus, the leakage problem occurred at the node B is not considered here. For a malfunction occurred at the node,thesimplified circuit is shown in Fig. 2(c). Assume the transistor M1 is turned off, CK is low, and the initial state of the node is low. Since the node is floating, the leakage current from M1 may charge the node to high and a malfunction occurs. Note that the leakage current through M2 and M3 is smaller than that from M1. It is because the cascode transistors, M2 and M3, induce a lower leakage current [3], [4]. To detect and heal the above issues occurred at the nodes A and, the proposed self-healing circuit is shown in Fig. 3(a). This self-healing circuit consists of a detector and three compensators. By using a self-healing circuit, the timing diagrams of a TPSC DFF with and without a malfunction are shown Fig. 3(b), respectively. Assume the signal Enable in the self-healing circuit is low to disable the latch in Fig. 3(a). For a case that the malfunction is detected, the timing diagram is shown in the left side of Fig. 3(b). When the clock CK goes high, the pulse generator outputs a short pulse at the gate of M2A, which goes high to clear. When the input D of the DFF is high, the rising edge of the clock CK triggers the DFF s output Q to go high (or goes low) to turn off M3A. The pulse generator outputs a low pulse at the gate of M1A to turn off M4A. Before the next rising edge of CK arrives, isassumedtobecharged to high due to the undesired leakage current. In the meantime, Q goes low to turn on M3A and enables. It indicates that the malfunction of this TSPC DFF occurs. The size ratio of M4A and M3A is 5 to ensure,whenbothm3aand M4A are turned on. It has been simulated and verified for all corners and a supply voltage variation of 10% and the temperature of C C. For a case that the malfunction is fixed, the timing diagram is shown in the right-hand side of Fig. 3(b) where is always low. In Fig. 3(a), when the signal Enable is high and the malfunction is detected, is latched by a latch and the compensator is active. For example, assume the initial state of is low and the leakage current is charging the node.since is low and, the transistors, M5A M8A, in a compensator will be turned on. A minimum-sized transistor M7A is used to counteract the leakage current and repair the state of the node to be low finally. The leakage current is much smaller than that a minimum-size MOS can provide. These circuits have been simulated and verified for all corners and a supply voltage variation of 10% at the temperature of C C. Similarly, when a malfunction is detected, the compensators will turn on M7B or M7C to counteract the leakage current and repair the state at the node A. B. Self-Healing VCO A self-healing VCO is realized by four gain stages, a bottomlevel detector, and a current compensator. Fig. 4(a) shows a bottom-level detector, a current compensator, and a gain stage. This gain stage consists of a differential amplifier with active loads and a cross-coupled pair with digitally-controlled current sources. In the differential amplifier, the transistors, and, realize the input stage, and the transistors, and, act as a variable resistor controlled by. The cross-coupled pair, and, enhances the output swing of this VCO. The output common-mode voltage and the output swing of the VCO are al-
3 252 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 21, NO. 2, FEBRUARY 2013 Fig. 3. (a) Self-healing circuit and (b) timing diagrams of a TPSC DFF with and without a malfunction by using a self-healing circuit. tered by the leakage currents, the total tail currents, and the resistances of and. They are dependent upon the process variations. For example, when the resistances of and are decreased, the oscillation frequency of this VCO is increased. It will result in the output swing decreased and the bottom level is increased. It also leads to a limited oscillation frequency range. If a larger biasing current and the cross-coupled pair with larger dimensions are selected for this VCO, the output swing can be increased. However, it may waste the power when the operation frequency of this PLL is low. In this work, the self-healing VCO using a bottom-level detector can achieve a wide tuning range and low power. The bottom-level detector is shown in Fig. 4(b) and it detects the bottom level of the VCO s output swing. A self-biased buffer enlarges the output of a VCO into a rail-to-rail swing. So, the output,, of this self-biased buffer and have the same polarity. When goes high and is high, the NOR gate will enable and disable, respectively. The current of the transistor will charge the capacitor,, to increase. When goes low and is low, two cases will be discussed. In Fig. 4(b), if the bottom level of is larger than, the comparator s output goes high and the NOR gate goes low to enable and disable, respectively. The transistor will charge the capacitor,, to increase.for the other case, if the bottom level of is lower than, the comparator s output goes low and the NOR gate goes high to disable and enable, respectively. The transistor will discharge the capacitor,, to decrease.inthe steady state, the voltage on the capacitor,, will track the bottom level of the VCO s swing. For the current compensator in Fig. 4(a), a reference voltage represents the target bottom level of the VCO s swing and it is compared with, by a comparator. When the VCO s bottom level is smaller than the target one or the output common-mode voltage of this VCO is high enough, is larger than. Then, the output of the comparator goes high and enables Q1. The current compensator enables the auxiliary tail current to lower the output common-mode voltage. The timing diagram is shown in Fig. 4(b). Then, it reduces the VCO s bottom level to be lower than. If the above case is not true, Q2 will be enabled and turn on the auxiliary tail current. It further lowers the VCO s bottom level. C. Phase-Locked Loop Fig. 5 shows the proposed PLL. This PLL is composed of a phase-frequency detector (PFD), a digital-controlled CP, a lock detector (LD), a time-to-digital converter (TDC) [8] with a 4-bit encoder, a self-healing VCO, a programmable divider, and a second-order passive loop filter. The programmable divider is
4 LEE et al.: WIDE-RANGE PLL USING SELF-HEALING PRESCALER/VCO IN 65-nm CMOS 253 TABLE I PARAMETERS OF THE PROPOSED PLL Fig bit digitally-controlled charge pump. Fig. 4. (a) Gain stage, a bottom-level detector, and a current compensator, and (b) the bottom-level detector. Fig. 7. Die photo. Table I. Since the phase error of a PLL is highly dependent upon thecurrentmismatchofacp.thestaticphaseerrorofapfd is given as (1) Fig. 5. Proposed PLL. composed of a 5-bit counter, a 3-bit swallow counter, a modulus control, and a self-healing divide-by-4/5 prescaler. The division ratio is from 4 to 131. The parameters of this PLL are listed in where is the current difference between the pull-up and pull-down currents, and, is the turn-on time of a PFD, is the averaging current of the pull-up and pull-down currents. When this PLL locks, the LD is enabled to turn on the TDC and an encoder. A 4-bit TDC digitizes this static phase error to reflect the amount of the current mismatching. Then, the digital code of this TDC is used to calibrate the charge pump. The simulated power of this TDC is 0.24 mw. Its timing resolution is 0.3 ns and the dynamic range is 4.8 ns. A 4-bit digitally-controlled CP is shown in Fig. 6. The up current has a nominal value of 200 A and the down current
5 254 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 21, NO. 2, FEBRUARY 2013 Fig. 8. Measured divide-by-5 output for a divide-by-4/5 prescaler with an input clock of 150 MHz at 100 C, when (a) the self-healing circuit disabled, and (b) the self-healing circuit enabled. (Upper trace: Input; Lower trace: Output). Fig. 9. Measured frequency range of this divide-by-4/5 prescaler under different temperatures. is digitally controlled within 180 and 210 A. The minimum current step is chosen as 2 A to relieve the worst-case current mismatch to 1% in this digitally-controlled CP. The traditional replica-biased CP needs an operational amplifier which needs a high gain and its stability must be concerned. In addition, this operational amplifier may consume a static power. The CP calibration can be finished quickly due to this digital calibration. Once the calibration is completed, the digital code is fixed and the TDC is power-downed to save a power. III. DESIGN CONSIDERATIONS A. Self-Healing Prescaler The lowest operation frequency of a TSPC DFF due to a leakage current may limit the frequency range of a TSPC prescaler. For a TSPC DFF of Fig. 2(a), a malfunction occurs as shown in Fig. 2(c). The clock frequency of this TSPC DFF is and let the data D be high. When the rising edge of the clock goes high, goes low as shown in Fig. 2(c). When the clock goes low, the leakage current is charging the parasitic capacitance,,and increases. Since the initial state of Fig. 10. (a) Simulated tuning ranges of a VCO with and without the self-healing technique at different temperature and (b) the measured transfer curve of a VCO with and without the self-healing technique at a room temperature. is low, the leakage current will alter the voltage on the parasitic capacitance,,duringatime interval of as (2)
6 LEE et al.: WIDE-RANGE PLL USING SELF-HEALING PRESCALER/VCO IN 65-nm CMOS 255 Fig. 11. Measured spectrum and jitter at 855 MHz (a) without and (b) with the self-healing rescaler/vco and the TDC/encoder. To avoid the malfunction, should be lower the threshold voltage of the subsequent stage as By (2) and (3), the lowest clock frequency of this TSPC DFF is (3) (4) For example, 400 na at 25 C, 15 ff, and 0.6 V, the calculated lowest frequency is 22.2 MHz. Note that the leakage current is proportional to the temperature. When the temperature increases, the lowest frequency of (3) is increased, too. The highest frequency of this TSPC DFF is determined by the resistance of the series transistors and the parasitic capacitance. Based on our simulation results, the highest frequency of this TSPC is more than 10 GHz. B. Bottom-Level Detector In the bottom-level detector of Fig. 4(b), a capacitor is used to storage the bottom-level voltage of a VCO. In Fig. 4(b), the transistor is regarded as a resistor. When, the transistor charges toward. During the charging intervals, the voltage is expressed as where, is the equivalent resistance of the transistor,and is the initial voltage during the charging interval. When,and is low, the transistor discharges and the voltage is expressed as (5) (6)
7 256 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 21, NO. 2, FEBRUARY 2013 Fig. 12. (a) Measured spectrum and 120 MHz and 100 C, and (b) The measured spectrum and 1320 MHz and 100 C. where, is the equivalent resistance of the transistor,and is the initial voltage during the discharging interval. For the timing diagram in Fig. 4(b), the voltage changes from the voltage 0 V to the reference voltage. Assume,therequired time is approximated as Then the required capacitor In this work, the minimum frequency step of this PLL is equal to the reference frequency. For a frequency step of, the voltage step of the control voltage of a VCO is given as is (7) (8) (9) is approx- The required time for this PLL to reach imated as (10) where and are the capacitors of the loop filter and is the CP current. The required frequency acquisition of this PLL to change the frequency of is much longer than.sothe required time should be less than the minimum hopping time of the PLL; i.e.,. By (8) (10), the required capacitor is calculated as (11) Let 16.4 nf, 1.3 nf, 200 ua, 500 k, 1.2 V, 15 MHz, 1.5 GHz/V, and 1 V, the calculated is 1 pf. Note that although the output swing of the VCO is 0.2 V, a full swing output is obtained by a self-biased buffer. A common-mode detector can be used to detect the common-mode voltage of a
8 LEE et al.: WIDE-RANGE PLL USING SELF-HEALING PRESCALER/VCO IN 65-nm CMOS 257 TABLE II SUMMARY AND COMPARISON VCO instead of this bottom-level one. However, a commonmode detector needs the additional analog buffers with a wide input swing and the large passive resistors and capacitors; i.e., it may increase the power and area. In this work, the proposed bottom-level detector is simple and needs only a 1 pf capacitor. IV. EXPERIMENTAL RESULTS This chip is fabricated in a 65-nm CMOS technology. The die photo is shown in Fig. 8. The active area occupies mm. External capacitors are adopted in the loop filter for this work. The measurement results are discussed as follows. A. Self-Healing Divide-by-4/5 Prescaler An additional self-healing divide-by-4/5 prescaler is configured as a divde-by-5 divider. When the self-healing function is disabled, this divide-by-5 divider works incorrectly for an input clock of 150 MHz at 100 C as shown in Fig. 8(a). With the self-healing function is enabled, this divide-by-5 divider works correctly for an input clock of 150 MHz at 100 C as shown in Fig. 8(b). The operation frequency ranges of this divde-by-5 divider versus temperature are summarized in Fig. 9 with and without the self-healing function, respectively. B. Self-Healing VCO Fig. 10(a) shows the simulated tuning ranges of a VCO with and without the self-healing technique at different temperatures. The self-healing VCO achieves a wide tuning range. Fig. 10(b) shows the measured VCO S transfer curves with and without the self-healing technique, respectively, at a room temperature. Without the self-healing function, the measured frequency range of this VCO is from 105 to 950 MHz. With the self-healing function, the measured frequency range of this VCO is improved and it is from 60 to 1489 MHz. To extend the tuning range of a VCO, a higher gain of the VCO is adopted. However, the phase noise or jitter will be degraded. Assume the current of a VCO is increased to achieve the same tuning range MHz of a self-healing one. The power difference for these two VCOs with and without the self-healing technique is mw at 60 MHz. Because of this self-healing technique, the active area of the proposed VCO will be increased. Additional active devices lead to a degradation of the jitter performance for a self-healing VCO, compared to a VCO without a self-healing technique. C. Phase-Locked Loop This PLL is configured with the reference frequency of 15 MHz and the output frequency of 855 MHz. When the self-healing prescaler/vco and the TDC/encoder are disabled, the measured spectrum and jitter are shown in Fig. 11(a). The measured reference spur is dbc. The measured rms and peak-to-peak jitters are and ps, respectively. When the self-healing prescaler/vco and the TDC/encoder are enabled, the measured spectrum and jitter are shown in Fig. 11(b). The measured reference spur is dbc. The measured rms and peak-to-peak jitters are 8.03 and 55.6 ps, respectively. This PLL consumes 4.3 mw from 1.2 V supply without buffers. Without the proposed self-healing techniques, this PLL did notworkat100 C. When a self-healing prescaler, a self-healing VCO, and a calibrated CP are turned, the measured spectrum and jitter for this PLL operating at 120 and 1320 MHz and at 100 C are shown in Fig. 12(a) and (b), respectively. Fig. 12(a) shows the measured reference spur is dbc. The measured rms and peak-to-peak jitters are and 422 ps, respectively. Fig. 12(b) shows the measured reference spur is dbc. The measured rms and peak-to-peak jitters are 7.02 and 52.4 ps, respectively. Table II gives the performance summary of the proposed PLL and other works in literature. The proposed presents several
9 258 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 21, NO. 2, FEBRUARY 2013 techniques to avoid the circuits to degrade by the process variability and leakage current in nanoscale CMOS technology. Due to additional active devices, the jitter performance of a selfhealing PLL will be degraded, compared to a PLL without a self-healing technique. In addition, the active area and power of this PLL will be increased because of these self-healing circuits. I-Ting Lee was born in Tainan, Taiwan, in He received the B.S. degree in electrical engineering from National Sun Yat-Sen University (NSYSU), Kaohsiung, Taiwan, in He is currently pursuing the Ph.D. degree in electronics engineering, National Taiwan University, Taipei, Taiwan. His current research interests include frequency synthesizers and high-speed wireless and wireline transceivers. V. CONCLUSION A wide-range PLL is fabricated in a 65-nm CMOS process. To deal with the process variability and leakage current in nanoscale CMOS process, a self-healing prescaler, a self-healing VCO, and a calibrated CP are presented. Experimental results are given to demonstrate the feasibility. Yun-Ta Tsai wasbornintaipei,taiwan,in1984.he received the B.S. degree in chemistry and the M.S. degree in electronics engineering from National Taiwan University (NTU), Taipei, Taiwan, in 2008 and 2010, respectively. He is currently with PixArt Imaging Inc, Hsinchu, Taiwan. His current research interests include PLLs and ADCs. ACKNOWLEDGMENT The authors would like to thank MediaTek, Taiwan, for chip fabrication. REFERENCES [1] L. L. Lewyn, T. Ytterdal, C. Wulff, and K. Martin, Analog circuit design in nanoscale CMOS technologies, Proc. IEEE, vol. 18, no. 11, pp , Oct [2] J. M. Wang, Y. Cao, M. Chen, J. Sun, and A. Mitev, Capturing device mismatch in analog and mixed-signal designs, IEEE Circuits Syst. Mag., vol. 8, no. 4, pp , Dec [3] K. Agawa, H. Hara, T. Takayanagi, and T. Kuroda, A bitline leakage compensation scheme for low-voltage SRAMs, IEEE J. Solid-State Circuits, vol. 36, no. 5, pp , May [4] R. Krishnamurthy, A. Alvandpour, G. Balamurugan, N. Shanbhag, K. Soumyanath, and S. Borkar, A 130-nm 6-GHz256 32b leakage-tolerant register file, IEEE J. Solid-State Circuits, vol. 37, no. 5, pp , May [5] R. Holzer, A 1 V CMOS PLL designed in high-leakage CMOS process operating at MHz, in Proc. IEEE Int. Solid-State Circuits Conf., 2002, pp [6] J.Maneatis,J.Kim,I.McClatchie,J.Maxey,andM.Shankaradas, Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL, IEEE J. Solid-State Circuits, vol. 38, no. 11, pp , Nov [7] C. Y. Yang, G. K. Dehng, J. M. Hsu, and S. I. Liu, New dynamic flip-flops for high-speed dual modulus prescaler, IEEE J. Solid-State Circuits, vol. 33, no. 10, pp , Oct [8] P. Dudek, S. Szczepanski, and J. Hatfield, A high-resolution CMOS time-to-digital converter utilizing a vernier delay line, IEEE J. Solid- State Circuits, vol. 35, no. 2, pp , Feb [9] C.N.ChuangandS.I.Liu, A1Vphaselockedloopwithleakage compensation in 0.13 m CMOS technology, IEICE Trans. Electron., vol. E89-C, pp , Mar [10] C. C. Hung and S. I. Liu, A leakage-suppression technique for phaselocked systems in 65 nm CMOS technology, in Proc. IEEE Int. Solid- State Circuits Conf., 2009, pp Shen-Iuan Liu (S 88 M 93 SM 03 F 10) was born in Keelung, Taiwan, Republic of China, in He received the B.S. and Ph.D. degrees in electrical engineering from National Taiwan University (NTU), Taipei, Taiwan, in 1987 and 1991, respectively. During , he served as a second lieutenant in the Chinese Air Force. During , he was an Associate Professor with the Department of Electronic Engineering, National Taiwan Institute of Technology. He joined the Department of Electrical Engineering, NTU, in 1994, where he has been a Professor since 1998 and a distinguished Professor since August His research interests include analog and digital integrated circuits and systems. Dr. Liu has served as chair of the IEEE SSCS Taipei Chapter in , which achieved the Best Chapter Award in He has served as general chair of the 15th VLSI Design/CAD Symposium, Taiwan, (2004) and as Program Co-chair of the Fourth IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, Fukuoka, Japan (2004). He was a recipient of the Engineering Paper Award from the Chinese Institute of Engineers in 2003, the Young Professor Teaching Award from MXIC Inc., the Research Achievement Award from NTU, and the Outstanding Research Award from National Science Council in He has served as a technical program committee member for ISSCC in , IEEE VLSI-DAT in , and A-SSCC in He also served as the technical program committee co-chair and chair for A-SSCC 2010 and 2011, respectively. He was an Associate Editor for IEEE JOURNAL OF SOLID-STATE CIRCUITS in and a Guest Editor for IEEE JOURNAL OF SOLID-STATE CIRCUITS Special Issue in 2008 December and 2012 November. He was an Associate Editor for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS PART II: EXPRESS BRIEFS in He was an Associate Editor for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS PART I: REGULAR PAPERS in He was the Editorial Board of Research Letters in Electronics in He is also an Associate Editor for the Institute of Electronics, Information and Communication Engineers (IEICE) Transactions on Electronics from He is an Associate Editor for ETRI Journal, and also an Associate Editor for Journal of Semiconductor Technology and Science, Korea, from He also joins in Editorial Board for International Scholarly Research Network (ISRN) Electronics from He is a member of IEICE.
Designing Nano Scale CMOS Adaptive PLL to Deal, Process Variability and Leakage Current for Better Circuit Performance
International Journal of Innovative Research in Electronics and Communications (IJIREC) Volume 1, Issue 3, June 2014, PP 18-30 ISSN 2349-4042 (Print) & ISSN 2349-4050 (Online) www.arcjournals.org Designing
More informationA Wide Range PLL Using Self-Healing Prescaler/VCO in CMOS
A Wide Range PLL Using Self-Healing Prescaler/VCO in CMOS Abstract: M.Srilakshmi PG scholar VLSI Design, Sir C R Reddy College of Engineering. A phase locked loop is widely employed in wireline and wireless
More informationA 65-nm CMOS Implementation of Efficient PLL Using Self. - Healing Prescalar
A 65-nm CMOS Implementation of Efficient PLL Using Self S.Md.Imran Ali BRINDAVAN Institute & Technology & Science E-mail: imransyed460@gmail.com - Healing Prescalar Shaik Naseer Ahamed SAFA College of
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationA Low-Power Phase Locked Loop Using Self Healing Pre-Scaler/VCO
A Low-Power Phase Locked Loop Using Self Healing Pre-Scaler/VCO Sudhakar Reddy Chevuri M.Tech Student in VLSI Design, Department ECE, Universal College of Engineering & Technology, Pericherla, Guntur.
More informationWITH the aid of wave-length division multiplexing technique,
842 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 53, NO. 4, APRIL 2006 A 200-Mbps 2-Gbps Continuous-Rate Clock-and-Data-Recovery Circuit Rong-Jyi Yang, Student Member, IEEE, Kuan-Hua
More informationTHE reference spur for a phase-locked loop (PLL) is generated
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 653 Spur-Suppression Techniques for Frequency Synthesizers Che-Fu Liang, Student Member, IEEE, Hsin-Hua Chen, and
More informationA Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 8, AUGUST 2002 1021 A Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle Hsiang-Hui Chang, Student Member, IEEE, Jyh-Woei Lin, Ching-Yuan
More informationTHE serial advanced technology attachment (SATA) is becoming
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 11, NOVEMBER 2007 979 A Low-Jitter Spread Spectrum Clock Generator Using FDMP Ding-Shiuan Shen and Shen-Iuan Liu, Senior Member,
More informationI. INTRODUCTION. Architecture of PLL-based integer-n frequency synthesizer. TABLE I DIVISION RATIO AND FREQUENCY OF ALL CHANNELS, N =16, P =16
320 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 56, NO. 2, FEBRUARY 2009 A 5-GHz CMOS Frequency Synthesizer With an Injection-Locked Frequency Divider and Differential Switched Capacitors
More informationA Low-Power Phase locked loop using self healing Prescalar/VCO
A Low-Power Phase locked loop using self healing Prescalar/VCO Sudhakar reddy Chevuri Electronic Communication Engineering, Universal College of Engineering and Technology. Abstract: This paper deals with
More informationWITH the growth of data communication in internet, high
136 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 2, FEBRUARY 2008 A 0.18-m CMOS 1.25-Gbps Automatic-Gain-Control Amplifier I.-Hsin Wang, Student Member, IEEE, and Shen-Iuan
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationPHASE-LOCKED loops (PLLs) are widely used in many
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 3, MARCH 2011 149 Built-in Self-Calibration Circuit for Monotonic Digitally Controlled Oscillator Design in 65-nm CMOS Technology
More informationA Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.3, JUNE, 2014 http://dx.doi.org/10.5573/jsts.2014.14.3.331 A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique
More informationA wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology
A wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology Ching-Che Chung 1a), Duo Sheng 2, and Sung-En Shen 1 1 Department of Computer Science & Information
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationA Low Power Single Phase Clock Distribution Multiband Network
A Low Power Single Phase Clock Distribution Multiband Network A.Adinarayana Asst.prof Princeton College of Engineering and Technology. Abstract : Frequency synthesizer is one of the important elements
More informationIEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 5, MAY
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 5, MAY 2006 1051 A 0.7 2-GHz Self-Calibrated Multiphase Delay-Locked Loop Hsiang-Hui Chang, Student Member, IEEE, Jung-Yu Chang, Student Member, IEEE,
More informationREDUCING power consumption and enhancing energy
548 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 63, NO. 6, JUNE 2016 A Low-Voltage PLL With a Supply-Noise Compensated Feedforward Ring VCO Sung-Geun Kim, Jinsoo Rhim, Student Member,
More informationIN RECENT years, low-dropout linear regulators (LDOs) are
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators
More informationResearch on Self-biased PLL Technique for High Speed SERDES Chips
3rd International Conference on Machinery, Materials and Information Technology Applications (ICMMITA 2015) Research on Self-biased PLL Technique for High Speed SERDES Chips Meidong Lin a, Zhiping Wen
More informationDesign of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop
Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop Shaik. Yezazul Nishath School Of Electronics Engineering (SENSE) VIT University Chennai, India Abstract This paper outlines
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More informationDesign and noise analysis of a fully-differential charge pump for phase-locked loops
Vol. 30, No. 10 Journal of Semiconductors October 2009 Design and noise analysis of a fully-differential charge pump for phase-locked loops Gong Zhichao( 宫志超 ) 1, Lu Lei( 卢磊 ) 1, Liao Youchun( 廖友春 ) 2,
More informationCMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies
JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, VOL. 17, NO. 2, 98~104, APR. 2017 http://dx.doi.org/10.5515/jkiees.2017.17.2.98 ISSN 2234-8395 (Online) ISSN 2234-8409 (Print) CMOS 120 GHz Phase-Locked
More informationGENERALLY speaking, to decrease the size and weight of
532 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 24, NO. 2, FEBRUARY 2009 A Low-Consumption Regulated Gate Driver for Power MOSFET Ren-Huei Tzeng, Student Member, IEEE, and Chern-Lin Chen, Senior Member,
More informationDESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS
DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,
More informationA 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.3, JUNE, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.3.287 ISSN(Online) 2233-4866 A 10-Gb/s Multiphase Clock and Data Recovery
More informationLow Power, Wide Bandwidth Phase Locked Loop Design
Low Power, Wide Bandwidth Phase Locked Loop Design Hariprasath Venkatram and Taehwan Oh Abstract A low power wide bandwidth phase locked loop is presented in the paper. The phase frequency detector, charge
More informationA LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE
A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE MS. V.NIVEDITHA 1,D.MARUTHI KUMAR 2 1 PG Scholar in M.Tech, 2 Assistant Professor, Dept. of E.C.E,Srinivasa Ramanujan Institute
More informationA Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop
A Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop Seong-Jin An 1 and Young-Shig Choi 2 Department of Electronic Engineering, Pukyong National University
More informationDesign of High Performance PLL using Process,Temperature Compensated VCO
Design of High Performance PLL using Process,Temperature Compensated O K.A.Jyotsna Asst.professor CVR College of Engineering Hyderabad D.Anitha Asst.professor GITAM University Hyderabad ABSTRACT In this
More informationA PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR
A PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR Yang-Shyung Shyu * and Jiin-Chuan Wu Dept. of Electronics Engineering, National Chiao-Tung University 1001 Ta-Hsueh Road, Hsin-Chu, 300, Taiwan * E-mail:
More informationNOWADAYS, multistage amplifiers are growing in demand
1690 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 9, SEPTEMBER 2004 Advances in Active-Feedback Frequency Compensation With Power Optimization and Transient Improvement Hoi
More informationDelay-Locked Loop Using 4 Cell Delay Line with Extended Inverters
International Journal of Electronics and Electrical Engineering Vol. 2, No. 4, December, 2014 Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters Jefferson A. Hora, Vincent Alan Heramiz,
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationFPGA IMPLEMENTATION OF POWER EFFICIENT ALL DIGITAL PHASE LOCKED LOOP
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the International Conference on Emerging Trends in Engineering and Management (ICETEM14) ISSN 0976
More informationDesigning of Charge Pump for Fast-Locking and Low-Power PLL
Designing of Charge Pump for Fast-Locking and Low-Power PLL Swati Kasht, Sanjay Jaiswal, Dheeraj Jain, Kumkum Verma, Arushi Somani Abstract The specific property of fast locking of PLL is required in many
More informationDOUBLE DATA RATE (DDR) technology is one solution
54 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 2, NO. 6, JUNE 203 All-Digital Fast-Locking Pulsewidth-Control Circuit With Programmable Duty Cycle Jun-Ren Su, Te-Wen Liao, Student
More informationHIGH resolution time-to-digital converters (TDCs)
3064 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 57, NO. 12, DECEMBER 2010 A 14.6 ps Resolution, 50 ns Input-Range Cyclic Time-to-Digital Converter Using Fractional Difference Conversion
More informationAS VLSI technology continues to advance, the operating
2492 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 11, NOVEMBER 2008 A 40 Gb/s CMOS Serial-Link Receiver With Adaptive Equalization and Clock/Data Recovery Chih-Fan Liao, Student Member, IEEE, and
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationA 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong
More informationA Robust Oscillator for Embedded System without External Crystal
Appl. Math. Inf. Sci. 9, No. 1L, 73-80 (2015) 73 Applied Mathematics & Information Sciences An International Journal http://dx.doi.org/10.12785/amis/091l09 A Robust Oscillator for Embedded System without
More informationLow Power Phase Locked Loop Design with Minimum Jitter
Low Power Phase Locked Loop Design with Minimum Jitter Krishna B. Makwana, Prof. Naresh Patel PG Student (VLSI Technology), Dept. of ECE, Vishwakarma Engineering College, Chandkheda, Gujarat, India Assistant
More informationECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique
ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2
More informationAvailable online at ScienceDirect. International Conference On DESIGN AND MANUFACTURING, IConDM 2013
Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 64 ( 2013 ) 377 384 International Conference On DESIGN AND MANUFACTURING, IConDM 2013 A Novel Phase Frequency Detector for a
More informationA 120 GHz Voltage Controlled Oscillator Integrated with 1/128 Frequency Divider Chain in 65 nm CMOS Technology
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.1, FEBRUARY, 2014 http://dx.doi.org/10.5573/jsts.2014.14.1.131 A 120 GHz Voltage Controlled Oscillator Integrated with 1/128 Frequency Divider
More informationDesign of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Juliet Abraham 1, Dr. B. Paulchamy 2 1 PG Scholar, Hindusthan institute of Technology, coimbtore-32, India 2 Professor and HOD,
More informationA Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control
A Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control Sooho Cha, Chunseok Jeong, and Changsik Yoo A phase-locked loop (PLL) is described which is operable from 0.4 GHz to 1.2
More informationTae-Kwang Jang. Electrical Engineering, University of Michigan
Education Tae-Kwang Jang Electrical Engineering, University of Michigan E-Mail: tkjang@umich.edu Ph.D. in Electrical Engineering, University of Michigan September 2013 November 2017 Dissertation title:
More informationA New Phase-Locked Loop with High Speed Phase Frequency Detector and Enhanced Lock-in
A New Phase-Locked Loop with High Speed Phase Frequency Detector and Enhanced Lock-in HWANG-CHERNG CHOW and NAN-LIANG YEH Department and Graduate Institute of Electronics Engineering Chang Gung University
More informationPhase Locked Loop Design for Fast Phase and Frequency Acquisition
Phase Locked Loop Design for Fast Phase and Frequency Acquisition S.Anjaneyulu 1,J.Sreepavani 2,K.Pramidapadma 3,N.Varalakshmi 4,S.Triven 5 Lecturer,Dept.of ECE,SKU College of Engg. & Tech.,Ananthapuramu
More informationSudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal
International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 45 Design and Performance Analysis of a Phase Locked Loop using Differential Voltage Controlled Oscillator Sudatta
More informationPhase-Locked Loop with Leakage and Power/Ground Noise Compensation in 32nm Technology
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.7, NO.4, DECEMBER, 2007 241 Phase-Locked Loop with Leakage and Power/Ground Noise Compensation in 32nm Technology Kyung Ki Kim*, Yong-Bin Kim*, and
More informationAS THE DATA rate demanded by multimedia system
424 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 59, NO. 7, JULY 2012 An All-Digital Large-N Audio Frequency Synthesizer for HDMI Applications Ching-Che Chung, Member, IEEE, Duo Sheng,
More informationA single-slope 80MS/s ADC using two-step time-to-digital conversion
A single-slope 80MS/s ADC using two-step time-to-digital conversion The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationDesign of Low Power High Speed Fully Dynamic CMOS Latched Comparator
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 10, Issue 4 (April 2014), PP.01-06 Design of Low Power High Speed Fully Dynamic
More informationPower Efficient Digital LDO Regulator with Transient Response Boost Technique K.K.Sree Janani 1, M.Balasubramani 2
Power Efficient Digital LDO Regulator with Transient Response Boost Technique K.K.Sree Janani 1, M.Balasubramani 2 1 PG student, Department of ECE, Vivekanandha College of Engineering for Women. 2 Assistant
More informationBootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Bootstrapped ring oscillator with feedforward
More informationAtypical op amp consists of a differential input stage,
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents
More informationA CMOS Clock and Data Recovery Circuit with a Half-Rate Three-State Phase Detector
746 PAPER Special Section on Analog Circuit and Device Technologies A CMOS Clock and Data Recovery Circuit with a Half-Rate Three-State Phase Detector Ching-Yuan YANG a), Member, Yu LEE, and Cheng-Hsing
More informationA Simple On-Chip Automatic Tuning Circuit for Continuous-Time Filter
Int. J. Communications, Network and System Sciences, 010, 3, 66-71 doi:10.436/ijcns.010.31009 Published Online January 010 (http://www.scirp.org/journal/ijcns/). A Simple On-Chip Automatic Tuning Circuit
More informationHigh-Robust Relaxation Oscillator with Frequency Synthesis Feature for FM-UWB Transmitters
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.15, NO.2, APRIL, 2015 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2015.15.2.202 ISSN(Online) 2233-4866 High-Robust Relaxation Oscillator with
More informationA MASH ΔΣ time-todigital converter based on two-stage time quantization
LETTER IEICE Electronics Express, Vol.10, No.24, 1 7 A MASH 1-1-1 ΔΣ time-todigital converter based on two-stage time quantization Zixuan Wang a), Jianhui Wu, Qing Chen, and Xincun Ji National ASIC System
More informationLETTER A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation
196 LETTER A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation Ching-Yuan YANG a), Member and Jung-Mao LIN, Nonmember SUMMARY In this letter, a 1.25-Gb/s 0.18-µm
More informationDesign Of Low Power Cmos High Performance True Single Phase Clock Dual Modulus Prescaler
RESEARCH ARTICLE OPEN ACCESS Design Of Low Power Cmos High Performance True Single Phase Clock Dual Modulus Prescaler Ramesh.K 1, E.Velmurugan 2, G.Sadiq Basha 3 1 Department of Electronics and Communication
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 56, NO. 1, JANUARY 2009 51 A 1 6 PLL-Based Spread-Spectrum Clock Generator With a Ditherless Fractional Topology Ching-Yuan Yang, Member,
More informationRECENTLY, low-voltage and low-power circuit design
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 4, APRIL 2008 319 A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-m CMOS ADC Operating Down to 0.5 V Hee-Cheol Choi, Young-Ju
More informationEnergy Efficient and High Speed Charge-Pump Phase Locked Loop
Energy Efficient and High Speed Charge-Pump Phase Locked Loop Sherin Mary Enosh M.Tech Student, Dept of Electronics and Communication, St. Joseph's College of Engineering and Technology, Palai, India.
More informationA 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS
A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key
More informationA new class AB folded-cascode operational amplifier
A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir
More informationUltra-Low-Power Phase-Locked Loop Design
Design for MOSIS Educational Program (Research) Ultra-Low-Power Phase-Locked Loop Design Prepared by: M. Shahriar Jahan, Xiaojun Tu, Tan Yang, Junjie Lu, Ashraf Islam, Kai Zhu, Song Yuan, Chandradevi Ulaganathan,
More informationA digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme
A digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme Young-Chan Jang a) School of Electronic Engineering, Kumoh National Institute of Technology, 1, Yangho-dong,
More informationHigh Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers
High Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers Michael H. Perrott March 19, 2004 Copyright 2004 by Michael H. Perrott All rights reserved. 1 High Speed Frequency
More informationIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 59, NO. 3, MARCH
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 59, NO. 3, MARCH 2012 143 A Time-to-Digital Converter Based on a Multiphase Reference Clock and a Binary Counter With a Novel Sampling
More informationSingle-Stage Vernier Time-to-Digital Converter with Sub-Gate Delay Time Resolution
Circuits and Systems, 2011, 2, 365-371 doi:10.4236/cs.2011.24050 Published Online October 2011 (http://www.scirp.org/journal/cs) Single-Stage Vernier Time-to-Digital Converter with Sub-Gate Delay Time
More informationA fast programmable frequency divider with a wide dividing-ratio range and 50% duty-cycle
A fast programmable frequency divider with a wide dividing-ratio range and 50% duty-cycle Mo Zhang a), Syed Kamrul Islam b), and M. Rafiqul Haider c) Department of Electrical & Computer Engineering, University
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationSingle-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,
More informationA GHz Wideband Sub-harmonically Injection- Locked PLL with Adaptive Injection Timing Alignment Technique
A 2.4 3.6-GHz Wideband Sub-harmonically Injection- Locked PLL with Adaptive Injection Timing Alignment Technique Abstract: This paper proposes a wideband sub harmonically injection-locked PLL (SILPLL)
More informationAnalysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition
Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition P. K. Rout, B. P. Panda, D. P. Acharya and G. Panda 1 Department of Electronics and Communication Engineering, School of Electrical
More informationTHE phase-locked loop (PLL) is a very popular circuit component
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 4, APRIL 2005 941 A Background Optimization Method for PLL by Measuring Phase Jitter Performance Shiro Dosho, Member, IEEE, Naoshi Yanagisawa, and Akira
More informationA 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface
Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-3, 2006 225 A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit
More informationISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.8
ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.8 26.8 A 2GHz CMOS Variable-Gain Amplifier with 50dB Linear-in-Magnitude Controlled Gain Range for 10GBase-LX4 Ethernet Chia-Hsin Wu, Chang-Shun Liu,
More informationWIDE tuning range is required in CMOS LC voltage-controlled
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 5, MAY 2008 399 A Wide-Band CMOS LC VCO With Linearized Coarse Tuning Characteristics Jongsik Kim, Jaewook Shin, Seungsoo Kim,
More informationESD-Transient Detection Circuit with Equivalent Capacitance-Coupling Detection Mechanism and High Efficiency of Layout Area in a 65nm CMOS Technology
ESD-Transient Detection Circuit with Equivalent Capacitance-Coupling Detection Mechanism and High Efficiency of Layout Area in a 65nm CMOS Technology Chih-Ting Yeh (1, 2) and Ming-Dou Ker (1, 3) (1) Department
More informationA Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, OL.13, NO.5, OCTOBER, 2013 http://dx.doi.org/10.5573/jsts.2013.13.5.459 A Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier Geontae
More informationLecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
More informationWITH the rapid evolution of liquid crystal display (LCD)
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 2, FEBRUARY 2008 371 A 10-Bit LCD Column Driver With Piecewise Linear Digital-to-Analog Converters Chih-Wen Lu, Member, IEEE, and Lung-Chien Huang Abstract
More informationDesign of a Single Phase Clock Multiband Flexible Divider Using Low Power Techniques
Design of a Single Phase Clock Multiband Flexible Divider Using Low Power Techniques J.Santoshini Student, Electronics and Communication Department, Stanley College of Engineering, Hyderabad, India. Abstract:
More informationA 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider. Hamid Rategh, Hirad Samavati, Thomas Lee
A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider Hamid Rategh, Hirad Samavati, Thomas Lee OUTLINE motivation introduction synthesizer architecture synthesizer building
More informationDesign and Implementation of Phase Locked Loop using Current Starved Voltage Controlled Oscillator in GPDK 90nM
International Journal of Advanced Research Foundation Website: www.ijarf.com, Volume 2, Issue 7, July 2015) Design and Implementation of Phase Locked Loop using Starved Voltage Controlled Oscillator in
More informationA 2-V 10.7-MHz CMOS Limiting Amplifier/RSSI
1474 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 10, OCTOBER 2000 A 2-V 10.7-MHz CMOS Limiting Amplifier/RSSI Po-Chiun Huang, Yi-Huei Chen, and Chorng-Kuang Wang, Member, IEEE Abstract This paper
More informationDELAY-LOCKED loops (DLLs) have been widely used to
1262 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 6, JUNE 2006 All-Digital Delay-Locked Loop/Pulsewidth-Control Loop With Adjustable Duty Cycles You-Jen Wang, Shao-Ku Kao, and Shen-Iuan Liu, Senior
More informationISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7
ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 15.7 A 4µA-Quiescent-Current Dual-Mode Buck Converter IC for Cellular Phone Applications Jinwen Xiao, Angel Peterchev, Jianhui Zhang, Seth Sanders
More informationHighly Reliable Frequency Multiplier with DLL-Based Clock Generator for System-On-Chip
Highly Reliable Frequency Multiplier with DLL-Based Clock Generator for System-On-Chip B. Janani, N.Arunpriya B.E, Dept. of Electronics and Communication Engineering, Panimalar Engineering College/ Anna
More informationScalable and Synthesizable. Analog IPs
Scalable and Synthesizable Analog IPs Akira Matsuzawa Tokyo Institute of Technology Background and Motivation 1 Issues It becomes more difficult to obtain good analog IPs Insufficient design resources
More information