QPLL a Quartz Crystal Based PLL for Jitter Filtering Applications in LHC
|
|
|
- Cuthbert Skinner
- 5 years ago
- Views:
Transcription
1 QPLL a Quartz Crystal Based PLL for Jitter Filtering Applications in LHC Paulo Moreira and Alessandro Marchioro CERN-EP/MIC, Geneva Switzerland 9th Workshop on Electronics for LHC Experiments 29 September - 3 October 2003
2 Introduction QPLL overview QPLL operation Circuit principles Radiation tolerance QPLL Quartz Crystal Experimental results: Jitter Data transmission tests Future Outline 2
3 Introduction LHC experiments use Gbit/s communication links Links run synchronous with the LHC master clock TTC is the system used to broadcast timing information TTCrx it the receiving end of the TTC system TTCrx jitter is not compatible with Gbit/s serializer requirements A VCXO based Phase Locked-Loop (the QPLL) was developed to overcome this problem The QPLL can be used as Jitter filter in the TTC system The QPLL can act as a clock reference for: Gbit/s Serializers and Deserializers Time-to-Digital Converters Analogue-to-Digital Converters Paulo.Moreira@cern.ch 3
4 QPLL: a PLL based on a VCXO: VCXO intrinsic low phase noise Ideal for narrow band PLLs Ideal for jitter filtering LHC nominal frequency: MHz ±12 ppm Two clock multiplication modes: 1, 2 and 4 1, 1.5 and 3 Custom Quartz Crystal required Stand alone operation: Works as a clock generator Clock inputs: CMOS, 5V tolerant LVDS Other Inputs: CMOS, 5V tolerant Package: 28-pin LPCC (5 mm x 5 mm) QPLL Overview Paulo.Moreira@cern.ch 4
5 QPLL Operation Phase detector: Bang-bang type Only early/late decision VCXO Two control ports Bang-bang control Continuous control Control loop: Two control branches Bang-bang: phase and frequency control Integral: average frequency control Almost independent optimization of K bb and K int Paulo.Moreira@cern.ch 5
6 QPLL Operation Ideally the crystal should be loaded by a short circuit : The oscillation frequency will be the resonance frequency of the crystal: f m In practice the oscillator presents a loading capacitance C circui to the crystal: The oscillation frequency is then higher than f m : Crystal manufacturing takes into account the loading capacitance The oscillation frequency can be controlled by changing the loading capacitance: The amount of control is very reduced: C m is orders of magnitude smaller than C circuit C m : 5.9 ff C circuit : 3.4 pf to 5.5 pf Good: intrinsically low bandwidth PLL Bad: small locking range f = f 1+ O m C C m circuit Paulo.Moreira@cern.ch 6
7 QPLL Operation Frequency Frequency offset offset due due to to package package capacitance capacitance This This is is the the maximum maximum frequency frequency deviation deviation C min limited by the circuit intrinsic capacitance, package and PCB routing capacitances Paulo.Moreira@cern.ch 7
8 VCXO: Pierce Oscillator Two frequency control capacitors Three frequency control mechanisms: Bang-bang control: switched capacitor Integral control: voltage controlled n-well capacitor Frequency centering: four binary weighted switched capacitors. (Not under the PLL loop control) QPLL Operation 8
9 Lock acquisition, two phases: Frequency centering Standard frequency pull-in and phase lock cycle Frequency centering: After start-up, reset or unlocked operation detected Frequency-only detector used Frequency centering operations: 1. The bang-bang loop is disabled 2. The VCXO control voltage forced to its mid range value 3. A binary search is made to decide on the value of the frequency centering capacitor 4. Once the value found, control is passed to the PLL control loop The frequency centering operation can be disabled: In this case the user has to program the correct capacitor value Useful to prevent unwanted calibration cycles Or to use the QPLL as a simple crystal oscillator QPLL Operation Paulo.Moreira@cern.ch 9
10 Total dose: 0.25 µm CMOS process Enclosed NMOS Guard rings Single Event Upsets: Majority voting circuits Confirm before acting When in doubt, take the action with less impact for the system Radiation Tolerance 10
11 Quartz Crystal For operation on the x1, x2 and x 4 mode, CERN will provide a crystal with each QPLL A contract has been signed with Micro Crystal for the production of 10K parts A first series of 100 parts has already been delivered for prototype evaluation Frequency tolerance taking into account: LHC frequency: ± 12 ppm Crystal: ± 31 ppm Frequency tolerance Drift over temperature range Aging QPLL circuit contribution: ± 7 ppm Total: ± 50 ppm QPLL locking range: Full range: ± 72 ppm Inverted mesa AT-Cut Resonance mode: Fundamental Load Frequency: MHz Load Capacitance: 4.48 pf (typical) Frequency Tolerance at 25 C: -18 to 18 ppm Drift over Temperature Range: -10 to 10 ppm Aging first year: ± 3 ppm Motional Capacitance: 4.2 ff (min) Static Capacitance: 2.8 pf (typical) Drive Level: 100 µw (max) Operating Temperature Range: 0 to 60 C Series Resistance at 25 C: 35 Ohm (maximum) Package type: SMD ceramic CC1F-T1A 8 mm x 3.7 mm x 1.75 mm Paulo.Moreira@cern.ch 11
12 Jitter TTCrx: Idle σ= 63 ps PP = 546 ps TTCrx: Data + Triggers σ= 89 ps PP = 584 ps QPLL: Idle σ= 20 ps PP = 159 ps 54855A Infinium Oscilloscope Analog bandwidth: 6 GHz Real-time sampling Sample rate: 20 GSa/s QPLL: Data + Triggers σ= 22 ps PP = 206 ps Paulo.Moreira@cern.ch 12
13 Data Transmission Tests Duration: Duration: Three Three days days Result: Result: Error Error free free Duration: Duration: One One week week Result: Result: Error Error free free 13
14 Past and (Near) Future A second version of the QPLL was developed Expanded lock range: +50 % Includes internal supply regulator The new chip is functionally and pinout compatible Two of the pins have now double functionality: If internal control : Everything as before If external control : nreset frequencyselect<5> autorestart frequencyselect<4> Schedule: Design submitted for fabrication: July Wafers received from the foundry: September Wafers shipped for dicing: September Chips shipped for packaging: September Packaged chips received: Any time in October! The engineering run reticle contains: 4 new QPLL Total: 540 chips 2 old QPLL - Total: 270 chips (safety measure) Paulo.Moreira@cern.ch 14
15 TTCrx clock jitter: Summary too high to serve as a clock reference for high speed data links A PLL based on a VXCO was developed to act as a Jitter filter in the TTC system The QPLL was produced in prototype quantities The circuit is fully functional Data transmission tests prove that it can be used as a clock reference for high speed serializers Can also be used as a clock source for high resolution TDCs and ADCs The QPLL can also be used standalone as a clock generator A new design with increased locking range will be tested soon October 2003 devices will be available: QPLL1: 270 pieces QPLL2: 540 pieces Paulo.Moreira@cern.ch 15
QPLL Manual. Quartz Crystal Based Phase-Locked Loop for Jitter Filtering Application in LHC. Paulo Moreira. CERN - EP/MIC, Geneva Switzerland
QPLL Manual Quartz Crystal Based Phase-Locked Loop for Jitter Filtering Application in LHC Paulo Moreira CERN - EP/MIC, Geneva Switzerland 2004-01-26 Version 1.0 Technical inquires: Paulo.Moreira@cern.ch
Voltage Controlled Quartz Crystal Oscillator (VCXO) ASIC
General: Voltage Controlled Quartz Oscillator (VCXO) ASIC Paulo Moreira CERN, 21/02/2003 The VCXO ASIC is a test structure designed by the CERN microelectronics group in a commercial 0.25 µm CMOS technology
A 4 Channel Waveform Sampling ASIC in 130 nm CMOS
A 4 Channel Waveform Sampling ASIC in 130 nm CMOS E. Oberla, H. Grabas, J.F. Genat, H. Frisch Enrico Fermi Institute, University of Chicago K. Nishimura, G. Varner University of Hawai I Large Area Picosecond
on-chip Design for LAr Front-end Readout
Silicon-on on-sapphire (SOS) Technology and the Link-on on-chip Design for LAr Front-end Readout Ping Gui, Jingbo Ye, Ryszard Stroynowski Department of Electrical Engineering Physics Department Southern
ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS502 Description The ICS502 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output and a reference from a lower frequency crystal or clock input. The
A 4-Channel Fast Waveform Sampling ASIC in 130 nm CMOS
A 4-Channel Fast Waveform Sampling ASIC in 130 nm CMOS E. Oberla, H. Grabas, M. Bogdan, J.F. Genat, H. Frisch Enrico Fermi Institute, University of Chicago K. Nishimura, G. Varner University of Hawai I
MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal
DATASHEET LOW PHASE NOISE T1/E1 CLOCK ENERATOR MK1581-01 Description The MK1581-01 provides synchronization and timing control for T1 and E1 based network access or multitrunk telecommunication systems.
PT7C4502 PLL Clock Multiplier
Features Low cost frequency multiplier Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of 4-50 MHz Output clock frequencies up to 180 MHz Period jitter 50ps (100~180MHz)
LOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501A Description The ICS501A LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
Wave Form: Square x 20.2 x 5.88H [0.504 x x 0.231] G8 500 khz ~ 170 MHz 4 pin DIL half size
![Wave Form: Square x 20.2 x 5.88H [0.504 x x 0.231] G8 500 khz ~ 170 MHz 4 pin DIL half size](/thumbs/91/106537005.jpg "Wave Form: Square x 20.2 x 5.88H [0.504 x x 0.231] G8 500 khz ~ 170 MHz 4 pin DIL half size")
V C X O G series What is a VCXO? Logic: TTL / CMOS Wave Form: Square MERCURY Since 1973 Unlike regular clock oscillator which has fixed output frequency, the output frequency of a VCXO (also known as frequency
VCXO OSCILLATORS. Package # VC20 (VCXO) Package # VC08. Test Circuit #2 (CMOS) (VCXO) Package # VC29 (SMD VCXO) Package # VC30 (SMD VCXO)
6 7.62 ± 0.20 5.0 0.8 3.20 5.0 Typ. 9.0 ±.5 2.8 max 6.8 max 0.8 6.8 5.3 max 5. Many applications, such as telecom switching systems, local area networks (LAN) and video applications, voltage controlled
ICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS2059-02 Description The ICS2059-02 is a VCXO (Voltage Controlled Crystal Oscillator) based clock multiplier and jitter attenuator designed for system clock distribution applications. This
OSC2 Selector Guide appears at end of data sheet. Maxim Integrated Products 1
9-3697; Rev 0; 4/05 3-Pin Silicon Oscillator General Description The is a silicon oscillator intended as a low-cost improvement to ceramic resonators, crystals, and crystal oscillator modules as the clock
ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS511 Description The ICS511 LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
MK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET MK2703 Description The MK2703 is a low-cost, low-jitter, high-performance PLL clock synthesizer designed to replace oscillators and PLL circuits in set-top box and multimedia systems. Using IDT
Silicon Laboratories Enters the Frequency Control Market
Silicon Laboratories Enters the Frequency Control Market Silicon Laboratories Product Portfolio Aero Transceiver Power Amplifier Broadcast Radio Tuners RF Synthesizer FM Tuners Silicon DAA ISOmodem ProSLIC
PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description
Features Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of - 50 MHz Output clock frequencies up to 200 MHz Peak to Peak Jitter less than 200ps over 200ns interval
Commissioning Status and Results of ATLAS Level1 Endcap Muon Trigger System. Yasuyuki Okumura. Nagoya TWEPP 2008
Commissioning Status and Results of ATLAS Level1 Endcap Muon Trigger System Yasuyuki Okumura Nagoya University @ TWEPP 2008 ATLAS Trigger DAQ System Trigger in LHC-ATLAS Experiment 3-Level Trigger System
Low-Jitter, 8kHz Reference Clock Synthesizer Outputs MHz
19-3530; Rev 0; 1/05 Low-Jitter, 8kHz Reference General Description The low-cost, high-performance clock synthesizer with an 8kHz input reference clock provides six buffered LVTTL clock outputs at 35.328MHz.
Design Choice: Crystal vs. Crystal Oscillator
A B S T R A C T When doing a new design that requires controlled timing, a common consideration is to determine if the timing device is to be a crystal or an oscillator. This Application Note compares
VCXO Basics David Green & Anthony Scalpi
VCXO Basics David Green & Anthony Scalpi Overview VCXO, or Voltage Controlled Crystal Oscillators are wonderful devices they function in feedback systems to pull the crystal operating frequency to meet
XCO FAST TURNAROUND CLOCK OSCILLATOR HIGH FREQUENCY, LOW JITTER CLOCK OSCILLATOR FEATURES + DESCRIPTION SELECTOR GUIDE LVCMOS LVDS LVPECL
XCO FAST TURNAROUND DESCRIPTION FEATURES + The XCO clock series is a cutting edge family of low to high frequency, low jitter output, single or multi - frequency clock oscillators. The XCO clocks are available
SCG4540 Synchronous Clock Generators
SCG4540 Synchronous Clock Generators PLL 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851-5040 www.conwin.com Features Phase Locked Output Frequency Control Intrinsically
Low Skew CMOS PLL Clock Drivers
Low Skew CMOS PLL Clock Drivers The MC88915 Clock Driver utilizes phase-locked loop technology to lock its low skew outputs' frequency and phase onto an input reference clock. It is designed to provide
MK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal
DATASHEET MK2059-01 Description The MK2059-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock generator that produces common telecommunications reference frequencies. The output clock is
LOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501 Description The ICS501 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
HIGH FREQUENCY, LOW JITTER CLOCK OSCILLATOR
DESCRIPTION FEATURES + The XCO clock series is a cutting edge family of low to high frequency, low jitter output, single or multi - frequency clock oscillators. The XCO clocks are available in 7.0 x 5.0,
PI6CX201A. 25MHz Jitter Attenuator. Features
Features PLL with quartz stabilized XO Optimized for MHz input/output frequency Other frequencies available Low phase jitter less than 30fs typical Free run mode ±100ppm Single ended input and outputs
Features. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2
DATASHEET 3.3 VOLT COMMUNICATIONS CLOCK VCXO PLL MK2049-34A Description The MK2049-34A is a VCXO Phased Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 khz
MK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET
DATASHEET MK3722 Description The MK3722 is a low cost, low jitter, high performance VCXO and PLL clock synthesizer designed to replace expensive discrete VCXOs and multipliers. The patented on-chip Voltage
A Radiation Tolerant Laser Driver Array for Optical Transmission in the LHC Experiments
A Radiation Tolerant Laser Driver Array for Optical Transmission in the LHC Experiments Giovanni Cervelli, Alessandro Marchioro, Paulo Moreira, and Francois Vasey CERN, EP Division, 111 Geneva 3, Switzerland
Preliminary Rev. M Accusilicon AS318-B Series Professional Audiophile Crystal Oscillator
Accusilicon AS318-B Series Professional Audiophile Crystal Oscillator Features Extremely low close-in phase noise, designed for professional Audiophile & Recording application. Typical -100dBc @ 10Hz at
Characteristics of Crystal. Piezoelectric effect of Quartz Crystal
Characteristics of Crystal Piezoelectric effect of Quartz Crystal The quartz crystal has a character when the pressure is applied to the direction of the crystal axis, the electric change generates on
ICS507-01/02 PECL Clock Synthesizer
Description The ICS507-01 and ICS507-02 are inexpensive ways to generate a low jitter 155.52 MHz (or other high speed) differential PECL clock output from a low frequency crystal input. Using Phase-Locked-
24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6mm SMT Package: 36mm 2. Phased Array Applications
FRACTIONAL-N PLL WITH INTEGRATED VCO, 80-80 MHz Features RF Bandwidth: 80 to 80 MHz Ultra Low Phase Noise -110 dbc/hz in Band Typ. Figure of Merit (FOM) -22 dbc < 180 fs RMS Jitter 24-bit Step Size, Resolution
125 Series FTS125-CTV MHz GPS Disciplined Oscillators
Available at Digi-Key www.digikey.com 125 Series FTS125-CTV-010.0 MHz GPS Disciplined Oscillators 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851- 4722 Fax: 630-851- 5040 www.conwin.com
MK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET
DATASHEET MK3727D Description The MK3727D combines the functions of a VCXO (Voltage Controlled Crystal Oscillator) and PLL (Phase Locked Loop) frequency doubler onto a single chip. Used in conjunction
PRODUCT SELECTION GUIDE
PRODUCT SELECTION GUIDE Crystals Tuning Fork Crystals Clock Oscillators VCXO, VCSO TCXO, OCXO GPS Synchronization VCO, PLL SAW Devices Ceramic Resonators Microwave Filters RALTRON MIAMI R&D and Manufacturing
125 Series FTS375 Disciplined Reference and Synchronous Clock Generator
Available at Digi-Key www.digikey.com 125 Series FTS375 Disciplined Reference and Synchronous Clock Generator 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851- 4722 Fax: 630-851- 5040 www.conwin.com
SG500. Low Jitter Spectrum Clock Generator for PowerPC Designs. Approved Product. FREQUENCY TABLE (MHz) PRODUCT FEATURES CONNECTION DIAGRAM
PRODUCT FEATURES Supports Power PC CPU s. Supports simultaneous PCI and Fast PCI Buses. Uses external buffer to reduce EMI and Jitter PCI synchronous clock. Fast PCI synchronous clock Separated 3.3 volt
STANDARD PRODUCTS QUOTE / ORDER FORM
STANDARD PRODUCTS To order standard products listed on pages 6-44 of this catalog: so that FREQUENCY MANAGEMENT INTERNATIONAL can promptly respond to your request. Where possible, please identify the FREQUENCY
3.3 VOLT COMMUNICATIONS CLOCK PLL MK Description. Features. Block Diagram DATASHEET
DATASHEET 3.3 VOLT COMMUNICATIONS CLOCK PLL MK2049-45 Description The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation. The first PLL is VCXO
Rakon Product Proposal
RTX5032A -- SMD Temperature Compensated Crystal Oscillator -- -- High performance TCXO offering excellent Phase Noise, Frequency Stability and VCO tilt compensation. -- Product description -- The RTX5032A
A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California
A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture
3.000 MHz MHz. Cat. No.
LOW-PROFILE MICROPROCESSOR CRYSTALS LEADED VERSION MICROPROCESSOR CRYSTALS SPECIFICATIONS Nominal Frequency Frequency Tolerance at 25 C Frequency Stability over temperature 20 C to +70 C Aging Shunt Capacitance
MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2705 Description The MK2705 provides synchronous clock generation for audio sampling clock rates derived from an MPEG stream, or can be used as a standalone clock source with a 27 MHz crystal.
A rad-hard 8-channel 12-bit resolution ADC for slow control applications in the LHC environment
A rad-hard 8-channel 12-bit resolution ADC for slow control applications in the LHC environment G. Magazzù 1,A.Marchioro 2,P.Moreira 2 1 INFN-PISA, Via Livornese 1291 56018 S.Piero a Grado (Pisa), Italy
ICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS512 Description The ICS512 is the most cost effective way to generate a high-quality, high frequency clock output and a reference clock from a lower frequency crystal or clock input. The name
ICS663 PLL BUILDING BLOCK
Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO)
A Radiation Tolerant 4.8 Gb/s Serializer for the Giga-Bit Transceiver
A Radiation Tolerant 4.8 Gb/s Serializer for the Giga-Bit Transceiver Ö. Çobanoǧlu a, P. Moreira a, F. Faccio a a CERN, PH-ESE-ME, 1211 Geneva 23, Switzerland Abstract ozgur.cobanoglu@cern.ch This paper
The FS6128 is a monolithic CMOS clock generator IC designed to minimize cost and component count in digital video/audio systems.
PLL Clock Generator IC with VXCO 1.0 Key Features Phase-locked loop (PLL) device synthesizes output clock frequency from crystal oscillator or external reference clock On-chip tunable voltage-controlled
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
RALTRON MIAMI - R&D and Manufacturing High End Frequency Management Products s
RALTRON MIAMI - R&D and Manufacturing High End Frequency Management Products s Research and Development Manufacturing and NPI Automated Calibration and Test Environmental Test Lab Failure Analysis Lab
A 10 bit, 1.8 GS/s Time Interleaved Pipeline ADC
A 10 bit, 1.8 GS/s Time Interleaved Pipeline ADC M. Åberg 2, A. Rantala 2, V. Hakkarainen 1, M. Aho 1, J. Riikonen 1, D. Gomes Martin 2, K. Halonen 1 1 Electronic Circuit Design Laboratory Helsinki University
Overview HM International Frequency Technology
Overview 2015 HM International Frequency Technology About HMI HM International was created in 1996 by Marcel Hendrickx after more than 15 years experience in the crystal & oscillator field ( former engineer
CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
FMC ADC 125M 14b 1ch DAC 600M 14b 1ch Technical Specification
FMC ADC 125M 14b 1ch DAC 600M 14b 1ch Technical Specification Tony Rohlev October 5, 2011 Abstract The FMC ADC 125M 14b 1ch DAC 600M 14b 1ch is a FMC form factor card with a single ADC input and a single
CARDINAL COMPONENTS. Operating Conditions: Description Min Max Unit
Standard Package Options Series CPP Part Numbering Example: CPP C 1 L Z - A5 B6 - XXXXXX TS CPP C 1 L Z A5 SERIES CPP OUTPUT C = CMOS T = TTL Specifications: PACKAGE STYLE 1 = Full Size 4 = Half Size 5
PCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
Choosing Loop Bandwidth for PLLs
Choosing Loop Bandwidth for PLLs Timothy Toroni SVA Signal Path Solutions April 2012 1 Phase Noise (dbc/hz) Choosing a PLL/VCO Optimized Loop Bandwidth Starting point for setting the loop bandwidth is
PRELIMINARY. Logic: C = CMOS S = Sine Wave
Description Q-Tech s microcomputer compensated crystal oscillator, MCXO, uses a high stability overtone SC-cut crystal with microprocessor controlled compensation. The self-temperature sensing resonator,
A low noise clock generator for high-resolution time-to-digital convertors
Journal of Instrumentation OPEN ACCESS A low noise clock generator for high-resolution time-to-digital convertors To cite this article: J. Prinzie et al View the article online for updates and enhancements.
Application Note 809 Comparison of using a Crystal Oscillator or a Crystal February 2009 by: Bob Gubser
Application Note 809 Comparison of using a Crystal Oscillator or a Crystal February 2009 by: Bob Gubser ABSTRACT When doing a new design that requires controlled timing, a common consideration is to determine
Low Noise Oscillator series LNO 4800 B MHz
Specific request can be addressed to RAKON hirel@rakon.com Product Description LNO 4800 B3 is a low noise oscillator generating an output signal at 4800 MHz. It is composed by an OCSO (Oven Controlled
A PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR
A PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR Yang-Shyung Shyu * and Jiin-Chuan Wu Dept. of Electronics Engineering, National Chiao-Tung University 1001 Ta-Hsueh Road, Hsin-Chu, 300, Taiwan * E-mail:
The Application of Clock Synchronization in the TDOA Location System Ziyu WANG a, Chen JIAN b, Benchao WANG c, Wenli YANG d
2nd International Conference on Electrical, Computer Engineering and Electronics (ICECEE 2015) The Application of Clock Synchronization in the TDOA Location System Ziyu WANG a, Chen JIAN b, Benchao WANG
Development of a Radiation Tolerant 2.0 V standard cell library using a commercial deep submicron CMOS technology for the LHC experiments.
Development of a Radiation Tolerant 2.0 V standard cell library using a commercial deep submicron CMOS technology for the LHC experiments. K. Kloukinas, F. Faccio, A. Marchioro, P. Moreira, CERN/EP-MIC,
SKY3000. Data Sheet TRIPLE-TRACK MAGNETIC STRIPE F2F DECODER IC. For More Information. Solution Way Co., Ltd
SKY3000 Data Sheet MAGNETIC STRIPE F2F DECODER IC For More Information www.solutionway.com ydlee@solutionway.com Tel:+82-31-605-3800 Fax:+82-31-605-3801 1 Introduction 1. Description..3 2. Features...3
Advances in Silicon Technology Enables Replacement of Quartz-Based Oscillators
Advances in Silicon Technology Enables Replacement of Quartz-Based Oscillators I. Introduction With a market size estimated at more than $650M and more than 1.4B crystal oscillators supplied annually [1],
RUNNING TDA18219HN FROM EXTERNAL CLOCK
RUNNING TDA18219HN FROM EXTERNAL CLOCK I'm finishing up the new design for VESNA's UHF receiver and one feature that sunk the most time was the ability to run two receivers synchronously from the same
MB1503. LOW-POWER PLL FREQUENCY SYNTHESIZER WITH POWER SAVE FUNCTION (1.1GHz) Sept Edition 1.0a DATA SHEET. Features
Sept. 1995 Edition 1.0a MB1503 DATA SHEET LOW-POWER PLL FREQUENCY SYNTHESIZER WITH POWER SAVE FUNCTION (1.1GHz) The Fujitsu MB1503 is a serial input phase-locked loop (PLL) frequency synthesizer with a
ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental
4 x 10 bit Free Run A/D 4 x Hi Comparator 4 x Low Comparator IRQ on Compare MX839. C-BUS Interface & Control Logic
DATA BULLETIN MX839 Digitally Controlled Analog I/O Processor PRELIMINARY INFORMATION Features x 4 input intelligent 10 bit A/D monitoring subsystem 4 High and 4 Low Comparators External IRQ Generator
ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-51 Description The ICS180-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
A Fast Waveform-Digitizing ASICbased DAQ for a Position & Time Sensing Large-Area Photo-Detector System
A Fast Waveform-Digitizing ASICbased DAQ for a Position & Time Sensing Large-Area Photo-Detector System Eric Oberla on behalf of the LAPPD collaboration PHOTODET 2012 12-June-2012 Outline LAPPD overview:
MK3711 LOW COST 8 TO 16 MHZ 3.3 VOLT VCXO. Features. Description. Block Diagram DATASHEET
DATASHEET MK3711 Description The MK3711D is a drop-in replacement for the original MK3711S device. Compared to these earlier devices, the MK3711D offers a wider operating frequency range and improved power
ICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET ICS663 Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled
Clock Tree 101. by Linda Lua
Tree 101 by Linda Lua Table of Contents I. What is a Tree? II. III. Tree Components I. Crystals and Crystal Oscillators II. Generators III. Buffers IV. Attenuators versus Crystal IV. Free-running versus
Packaging Outline. 7mm. FN A = Product Family. Frequency Stability *AA = ±20 ppm (-10 to +70 C) *A = ±25 ppm (-10 to +70 C)
Series Crystal Clock Oscillator (XO) 3.3V CMOS Low Jitter XO Actual Size = 5 x 7mm Product Features Less than 1.5 ps RMS jitter with non-pll design 3.3V CMOS/TTL compatible logic levels Pin-compatible
UART CRYSTAL OSCILLATOR DESIGN GUIDE. 1. Frequently Asked Questions associated with UART Crystal Oscillators
UART CRYSTAL OSCILLATOR DESIGN GUIDE March 2000 Author: Reinhardt Wagner 1. Frequently Asked Questions associated with UART Crystal Oscillators How does a crystal oscillator work? What crystal should I
PL XIN CLK XOUT VCON. Xtal Osc. Varicap. Low Phase Noise VCXO (17MHz to 36MHz) PIN CONFIGURATION FEATURES DESCRIPTION BLOCK DIAGRAM
FEATURES PIN CONFIGURATION VCXO output for the 17MHz to 36MHz range Low phase noise (-130dBc @ 10kHz offset at 35.328MHz) LVCMOS output with OE tri-state control 17 to 36MHz fundamental crystal input Integrated
ICS501 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS501 Description The ICS501 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6mm SMT Package: 36mm 2. Phased Array Applications
Features RF Bandwidth: 1815 to 2010 MHz Ultra Low Phase Noise -110 dbc/hz in Band Typ. Figure of Merit (FOM) -22 dbc < 180 fs RMS Jitter 24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in
Crystals Oscillators Filters Precision Timing Magnetics Engineered Solutions
Magnetics Engineered Solutions WWW.ABRACON.COM Introduction Purpose: Objectives: Content: Learning Time: Introduce the ASG series, Fixed Frequency XO & VCXO - Explain the benefits of the ASG series of
ICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET
DATASHEET ICS601-01 Description The ICS601-01 is a low-cost, low phase noise, high-performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase
FX-700 Low Jitter Frequency Translator
Product Data Sheet FX-700 Low Jitter Frequency Translator Description The FX-700 is a crystal-based frequency translator used in communications applications where low jitter is paramount. Performance advantages
Spread Spectrum Frequency Timing Generator
Spread Spectrum Frequency Timing Generator Features Maximized EMI suppression using Cypress s Spread Spectrum technology Generates a spread spectrum copy of the provided input Selectable spreading characteristics
SKY2000. Data Sheet DUAL-TRACK MAGNETIC STRIPE F2F DECODER IC. For More Information. Solution Way Co., Ltd
SKY2000 Data Sheet MAGNETIC STRIPE F2F DECODER IC For More Information www.solutionway.com ydlee@solutionway.com Tel:+82-31-605-3800 Fax:+82-31-605-3801 1 Introduction 1. Description..3 2. Features...3
Varactor-Tuned Oscillators. Technical Data. VTO-8000 Series
Varactor-Tuned Oscillators Technical Data VTO-8000 Series Features 600 MHz to 10.5 GHz Coverage Fast Tuning +7 to +13 dbm Output Power ± 1.5 db Output Flatness Hermetic Thin-film Construction Description
LBI-38392C IC DATA MAINTENANCE MANUAL LOGIC BOARD U707 OCTAL DATA LATCH 19D902172G1 & G2 TABLE OF CONTENTS
LBI-38392C MAINTENANCE MANUAL LOGIC BOARD 19D902172G1 & G2 U707 OCTAL DATA LATCH IC DATA TABLE OF CONTENTS Page DESCRIPTION........................................... Front.. Cover CIRCUIT ANALYSIS........................................
SERIALLY PROGRAMMABLE CLOCK SOURCE. Features
DATASHEET ICS307-02 Description The ICS307-02 is a versatile serially programmable clock source which takes up very little board space. It can generate any frequency from 6 to 200 MHz and have a second
Technical Introduction Crystal Oscillators. Oscillator. Figure 1 Block diagram crystal oscillator
Technical Introduction Crystal s Crystals and Crystal s are the most important components for frequency applications like telecommunication and data transmission. The reasons are high frequency stability,
Model 305 Synchronous Countdown System
Model 305 Synchronous Countdown System Introduction: The Model 305 pre-settable countdown electronics is a high-speed synchronous divider that generates an electronic trigger pulse, locked in time with
This chapter discusses the design issues related to the CDR architectures. The
Chapter 2 Clock and Data Recovery Architectures 2.1 Principle of Operation This chapter discusses the design issues related to the CDR architectures. The bang-bang CDR architectures have recently found
Applications Note RF Transmitter and Antenna Design Hints
This application note covers the TH7107,TH71071,TH71072,TH7108,TH71081,TH72011,TH72031,TH7204 Single Frequency Transmitters. These transmitters have different features and cover different bands but they
Low-Jitter, Precision Clock Generator with Two Outputs
19-2456; Rev 0; 11/07 E V A L U A T I O N K I T A V A I L A B L E Low-Jitter, Precision Clock Generator Ethernet Networking Equipment General Description The is a low-jitter precision clock generator optimized
Development of a sampling ASIC for fast detector signals
Development of a sampling ASIC for fast detector signals Hervé Grabas Work done in collaboration with Henry Frisch, Jean-François Genat, Eric Oberla, Gary Varner, Eric Delagnes, Dominique Breton. Signal
MOSA ELECTRONICS. Features. Description. MS8870 DTMF Receiver
Features Complete DTMF receiver Low power consumption Adjustable guard time Central Office Quality CMOS, Single 5V operation Description O rdering Information : 18 PIN DIP PACKAGE The is a complete DTMF
SCG4000 V3.0 Series Synchronous Clock Generators
SCG4000 V3.0 Series Synchronous Clock Generators PLL 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851- 5040 www.conwin.com Bulletin SG031 Page 1 of 12 Revision 01 Date 30
MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET MK1413 Description The MK1413 is the ideal way to generate clocks for MPEG audio devices in computers. The device uses IDT s proprietary mixture of analog and digital Phase-Locked Loop (PLL)