Technical Brief High-Speed Board Design Advisor Power Distribution Network
|
|
- Franklin Wilcox
- 6 years ago
- Views:
Transcription
1 Introduction Technical Brie High-Speed Board Design Advisor Power Distribution Network This document contains a step-by-step tutorial and checklist o best-practice guidelines to design and review a power distribution network (PDN). Altera provides the Decoupling Design Tool to acilitate the process o selection o the decoupling capacitors or a PDN design. The method described here uses the Frequency Domain Target Impedance Method. Additional PDN-related papers and online lectures can be ound in Further Inormation. This document assumes amiliarity with the ollowing tools and support collateral: Stratix II GX Handbook: Stratix II GX Pinouts: PowerPlay Early Power Estimator (EPE) Spreadsheet and User Guide: Decoupling Design Tool and User Guide: Available rom an Altera sales representative: Quartus II Development Sotware Handbook: Altera Stratix II GX FPGA-based development kits deliver quality-proven implementations and comprise board schematics, layout iles, and board-speciic guidelines documents which can be used as a starting point or user designs: Transceiver Signal Integrity Development Kit, Stratix II GX Edition: PCI Express Development Kit, Stratix II GX Edition: Audio Video Development Kit, Stratix II GX Edition: Calculate the Target Impedance or Each Voltage Rail Reer to the Stratix II GX Transceiver User Guide section o the Stratix II GX Handbook or urther inormation about transceivers modes and eatures. Determine the settings or each transceiver quad (number o channels, data rate, mode, pre-emphasis settings, V OD ). Choose the maximum expected values or conservative estimations. Use the PowerPlay EPE spreadsheet and enter the transceiver settings in the XCVR tab. Design separate power supply rails and decoupling networks or the power supplies o the ollowing groups. Power supply voltage may vary and urther separation o power supplies may be needed depending on the requirements o the application. V CCT, V CCL, and V CCR (1.2V analog transceiver power supply) V CCH (1.2/1.5V transceiver buer) V CCA (3.3V analog transceiver power supply) V CCP (1.2V digital transceiver power supply) V CCINT (1.2V core power supply) V CCPD (3.3V I/O pre-driver supply) V CCIO (1.2V, 1.5V, 1.8V, 2.5V, 3.3V I/O power supply) TB November 2007, ver
2 High-Speed Board Design Advisor Altera Corporation Reer to High-Speed Board Design Advisor: Pinout Deinition or a detailed pin description: Use a contiguous ground (VSS) plane without splits or all transceiver unctions. Derive maximum current (A) values rom the PowerPlay EPE Spreadsheet and enter the values in Table 1. Reer to the EPE User Guide and the Quartus II Handbook, Volume 3, Section III or a detailed description o the tools used with Quartus II development sotware. Calculate the maximum transient currents. A best practice guideline is to use 50 percent o the maximum current as estimation or the transient current. The maximum transient current is calculated rom maximum current used minus minimum current used or a given design or by measurement or simulations. Since none o these methods are routinely available, Altera recommends the 50 percent rule or the PDN design. Speciy the maximum tolerable ripple. A good design practice is to allow ±2 percent or less ripple or all analog transceiver supplies V CCT, V CCL, V CCR, V CCA, V CCH and V CCP, ±5 percent total power supply tolerance or V CCIO and V CCPD, and ±50mV or V CCINT. VoltageRail %Ripple Use Table 1 to calculate the target impedance or a PDN using the equation Z Target = MaxTransientCurrent Enter target impedance values into Decoupling Design Tool. Table 1. Calculation o the Target Impedance Voltage Rail Voltage (V) % Ripple Max Current (A) Maximum Transient Current (A) Target Impedance Z Target V CCT 1.2V 2% V CCL 1.2V 2% V CCR 1.2V 2% V CCH 1.2/1.5V 2% V CCA 3.3V 2% V CCP 1.2V 2% V CCINT 1.2V ±50mV V CCPD 3.3V 5% V CCIO 1.5V 1.8V 2.5V 3.3V 5% The Decoupling Design Tool requires choosing three capacitor values per decade (n). The irst tab in the spreadsheet contains the capacitor library. Enter the capacitor values, ESL, and ESR or all capacitors used. Select the Voltage Regulator Module and Determine the Decoupling Capacitance Values at the Lowest Frequency Set the Voltage Regulator Modules (VRM) as either switching regulators or linear regulators. For VRM design examples, reer to the Stratix II GX development kit documentation. The ollowing voltage regulator vendors provide recommendations about Altera device power supply options: Obtain the ESR and ESL values rom the VRM vendor. Alternatively, take measurements using a low requency network analyzer or get the impedance proile rom the VRM vendor and extract ESR and ESL values. Enter the ESR and ESL values in the Decoupling Design Tool. 2
3 Altera Corporation High-Speed Board Design Advisor Determine the eective requency range o the VRM (target requency = VRM impedance, typical ~10 khz). Above this minimum requency the board-level PDN must be designed to keep the impedance below the target impedance. Choose enough low C or low requency decoupling (bulk capacitors). Use the Decoupling Design Tool to adjust the composite requency response to stay below the target impedance in the low-requency range by changing the lower requency decoupling capacitance value or number o capacitors or each voltage rail. Allow a comortable margin, but take into account the trade-o between perormance and cost. Determine Decoupling Capacitance Values at the Highest Frequency The highest requency o interest determines the maximum requency at which the board decoupling can be eective. Beyond this requency, the FPGA device and package impedance dominates the PDN. For Stratix II GX FPGAs, use 50 MHz or V CCINT and 200 MHz or all other power rails. Those values are preconigured in the Decoupling Design Tool or each voltage rail. The PCB power and ground planes are used or high-requency decoupling. Model the impedance o the planes as an ideal transmission line using the ormulas in the Decoupling Design Tool User Guide, Section 3.2.3, and calculate the equivalent ESR and ESL values. Enter the results in the Decoupling Design Tool or each voltage rail. The capacitance is insigniicant compared to the capacitance o the chip and can be neglected. Ideally, the lowest impedance requency o the planes matches the range o the highest requency o interest. Select the Decoupling Capacitor Network or Each Power Rail In the mid- to high-requency range, a single capacitor cannot provide a low enough ESL to meet the target impedance. Thereore, use multiple capacitors in parallel. Get the ESR and ESL value rom the capacitor vendor. ESL rom the vendor does not relect the total mounted inductance (ESL Total ) since this is dependant on how and where the capacitor is mounted on the planes. Get the lowest, practical total mounted inductance o the capacitors by using the ollowing guidelines: Use short, wide capacitors, such as 0402, 0508, IDC, or X2Y Use short surace traces to connect capacitor pads to the vias connected to the planes below (minimum size solder dams, vias as close to device as possible) Use wide surace traces Use multiple via pairs Place capacitors on the back side o the package within the power and ground ring (eliminates spreading inductance) Place power and ground planes close to the surace where the capacitors are attached Use a thin dielectric between power and ground planes Use multiple power and ground plane pairs Don't use a surace trace to route to a package pad (cost is ~13 ph/mil) Don't share vias o adjacent capacitors Use large diameter vias Place capacitors close to package Bring opposite current vias close together Place same current vias ar apart Place capacitor in the middle o the board rather than at edges and corners Use V CC planes or high requency and transient currents at the surace o the FPGA side o the PCB stackup Estimate or calculate the total ESL (ESL Total = intrinsic ESL + mounting inductance) o the decoupling capacitors using the ormulas in the Decoupling Design Tool User Guide, Section Alternatively, use the deault ESR, ESL, and mounting inductance values in the Decoupling Design Tool or 0402 or 0603 capacitor ootprints. Enter the values in the Decoupling Design Tool spreadsheet. The capacitor values selected in the tool use three dierent capacitance values per decade. 3
4 High-Speed Board Design Advisor Altera Corporation Adjust the composite requency response to stay below the target impedance in the target requency range with the least amount o capacitors, while continuously evaluating the trade-o between extra margin and cost. An example result is shown in Figure 2. Eective Decoupling Radius The eectiveness o the decoupling capacitor is directly proportional to its distance to the associated load. Decoupling capacitors are most eective when they are located at the point o load or using the wavelength over 40 rule: D EFF = eective distance = 1/10 o 1/4 wavelength at the resonant requency o the decoupling capacitor λ D EFF = with λ =, 40 velocity R = R 2π ESL Total C Use the ollowing equation to calculate the eective decoupling radius/distance: 2π ESL Total C D EFF = , velocity = 180 ps/in (e.g., or FR-4) velocity 40 Examples using ESL Total = 1.9 nh = 0.4 nh (ESL) nh (mounting inductance), are shown in Table 2. Table 2. ESL Total Examples Cap Value (uf) 1.0 uf 0.1 uf 0.01 uf uf Eective Decoupling Radius (in) Highest requency response capacitors would ideally be mounted close to the power supply pins. Use low mounting inductance placement guidelines or low ESL Total. Optimize the Board Stackup or Low Impedance Power and Ground Planes Under Consideration o Manuacturability and Cost Choose the thinnest possible dielectric between power and ground planes. Place power and ground planes as close to the suraces as possible. Use as many power and ground plane pairs as practical: One plane place close to the surace with capacitors and package on the same side Two planes place close to the top and bottom surace Three planes place one close to top surace, one close to bottom surace, and one in the middle Use the highest dissipation actor laminate as possible Validate the PDN perormance with measurements or simulations rom DC to the highest requency o interest. The ollowing igures are screen shots taken rom the Decoupling Design Tool. Figure 1 illustrates the use o the capacitor spreadsheets. Figure 2 shows the adjustment o the composite requency response in order to match the target requency. 4
5 Altera Corporation High-Speed Board Design Advisor Figure 1. Capacitor Spreadsheet Mounting Inductance (nh) Total Inductance (nh) Number ESR ESL Cap Value Units Footprint o Caps (ohm) (nh) uf 2.00E E uf 2.00E E uf 2.00E E uf 2.00E E uf 2.00E E uf 2.00E E uf 2.00E E uf 2.00E E uf 2.00E E uf 2.00E E uf 2.00E E uf 2.00E E uf 2.00E E uf 2.00E+00 PCB uf 2.00E+00 VRM High Frequency Target (Fh) Target Impedance (ohm) (MHz) Figure 2. Composite Frequency Response Adjustment VCCIO Impedance uf uf uf 0.01 uf uf uf 0.1 uf 0.22 uf 0.47 uf 1uF 2.2 uf 4.7 uf 330 uf PCB VRM Ze Target Fh E E E E E E+09 Frequency Further Inormation Frequency Domain Target Impedance Method or Bypass Capacitor Selection or Power Distribution Systems, Larry D. Smith o Altera Corporation, DesignCon Dr. Eric Bogatin s online lecture, OLL Best Board Design Practices or Power Distribution Network : Power Distribution system Design Methodology and Capacitor selection or Modern CMOS Technology, Manuscript o paper published in IEEE Transaction on Advanced Packaging, August, 1999, pp by Larry Smith, Raymond Anderson, Doug Forehand, Tom Pelc, and Tanmoy Roy, all o Sun Microsystems Inc. 5
6 High-Speed Board Design Advisor Altera Corporation Power Plane SPICE Models and Simulated Perormance or Materials and Geometries, Manuscript o paper published in IEEE Transactions on Advanced Packaging, August 2001 edition by Larry Smith, Raymond Anderson, and Tanmoy Roy. Distributed SPICE Circuit Model or Ceramic Capacitors, Presented at IEEE ECTC Conerence, Lake Buena Vista, Florida May 29-June 1, 2001 by Larry Smith and David Hockanson o Sun Microsystems. A Transmission-Line Model or Ceramic Capacitors or CAD Tools Based on Measured Parameters, Published in the Conerence Record, Electrical Components Technology Conerence (ECTC) May 2002, San Diego, CA by Larry D. Smith, David Hockanson, Krina Kothari, all o Sun Microsystems Inc. Model to Hardware Correlation or Power Distribution Induced I/O Noise in a Functioning Computer System, Published in the Conerence Record o ECTC 2002 at San Diego, Cali. by Sungjun Chun (GaTech), Larry Smith, Ray Anderson (both o Sun Microsystems), and Madhavan Swaminathan (GaTech). ESR and ESL o Ceramic Capacitors Applied to Decoupling Applications, presented at the IEEE Electrical Perormance o Electronic Packaging Conerence (EPEP) Oct by Larry Smith o Sun Microsystems and John Prymak o Kemet Electronic Corporation. Chip-Package Resonance in Core Power Supply Structures or a High Power Microprocessor, Published in the Proceedings o IPACK'01, the Paciic Rim/ASME International Electronics Packaging Technical Conerence and Exhibition, July 8-13, 2001, Kauai, Hawaii USA by Larry Smith, Raymond Anderson, Tanmoy Roy, all o Sun Microsystems. Simultaneous Switch Noise and Power Plane Bounce or CMOS Technology, presented at the IEEE electrical Perormance o Electrical Packaging (EPEP) Conerence, San Diego, CA October 17-25, 1999 by Larry Smith o Sun Microsystems. Power Plane Spice Models or Frequency and Time Domains, presented at the IEEE Perormance o Electrical Packaging (EPEP) Conerence 2000 (EPEP 2000), October 2000 at Scottsdale, Arizona by Larry Smith, Raymond Anderson, and Tanmoy Roy, all o Sun Microsystems. Power Distribution System or JEDEC DDR2 Memory DIMM, published in Conerence Record, IEEE Electrical Perormance o Electronic Packages 2003 (EPEP 2003), Princeton, NJ, pp October 2003 by Larry D. Smith and Jerey Lee o Sun Microsystems Inc. High-Speed Board Design Advisor: Thermal Management: High-Speed Board Design Advisor: Pinout Deinition: High-Speed Board Design Advisor: High-Speed Channel Design and Layout: High-Speed Board Design Advisor: Hardware Integration, Test, and Debug: Innovation Drive San Jose, CA Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, speciic device designations, and all other words and logos that are identiied as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks o Altera Corporation in the U.S. and other countries. All other product or service names are the property o their respective holders. Altera products are protected under numerous U.S. and oreign patents and pending applications, maskwork rights, and copyrights. Altera warrants perormance o its semiconductor products to current speciications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out o the application or use o any inormation, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version o device speciications beore relying on any published inormation and beore placing orders or products or services. 6
Technical Brief High-Speed Board Design Advisor Thermal Management
Introduction TB-093-1.0 Technical Brie High-Speed Board Design Advisor Thermal Management This document contains a step-by-step tutorial and checklist with a best-practice set o step-by-step guidelines
More informationPower Optimization in Stratix IV FPGAs
Power Optimization in Stratix IV FPGAs May 2008, ver.1.0 Application Note 514 Introduction The Stratix IV amily o devices rom Altera is based on 0.9 V, 40 nm Process technology. Stratix IV FPGAs deliver
More informationPower Distribution Network Design for Stratix IV GX and Arria II GX FPGAs
Power Distribution Network Design for Stratix IV GX and Arria II GX FPGAs Transceiver Portfolio Workshops 2009 Question What is Your PDN Design Methodology? Easy Complex Historical Full SPICE simulation
More informationPower Delivery Network (PDN) Tool
Power Delivery Network (PDN) Tool User Guide 101 Innovation Drive San Jose, CA 95134 http://www.altera.com Document Version: 1.0 Document Date: UG-01036-1.0 101 Innovation Drive San Jose, CA 95134 www.altera.com
More information8. QDR II SRAM Board Design Guidelines
8. QDR II SRAM Board Design Guidelines November 2012 EMI_DG_007-4.2 EMI_DG_007-4.2 This chapter provides guidelines for you to improve your system's signal integrity and layout guidelines to help successfully
More informationPower Delivery Network (PDN) Tool for Stratix IV Devices User Guide
Power Delivery Network (PDN) Tool for Stratix IV Devices User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.0 Document Date: March 2009 Copyright 2009 Altera Corporation.
More informationDevice-Specific Power Delivery Network (PDN) Tool User Guide
Device-Specific Power Delivery Network (PDN) Tool User Guide Device-Specific Power Delivery Network (PDN) Tool User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01134-1.1 Subscribe 2014
More informationDevice-Specific Power Delivery Network (PDN) Tool User Guide
Device-Specific Power Delivery Network (PDN) Tool User Guide Device-Specific Power Delivery Network (PDN) Tool User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01064-1.1 Subscribe 2012
More informationCyclone III Simultaneous Switching Noise (SSN) Design Guidelines
Cyclone III Simultaneous Switching Noise (SSN) Design Guidelines December 2007, ver. 1.0 Introduction Application Note 508 Low-cost FPGAs designed on 90-nm and 65-nm process technologies are made to support
More informationEffect of Power Noise on Multi-Gigabit Serial Links
Effect of Power Noise on Multi-Gigabit Serial Links Ken Willis (kwillis@sigrity.com) Kumar Keshavan (ckumar@sigrity.com) Jack Lin (jackwclin@sigrity.com) Tariq Abou-Jeyab (tariqa@sigrity.com) Sigrity Inc.,
More informationWhite Paper Stratix III Programmable Power
Introduction White Paper Stratix III Programmable Power Traditionally, digital logic has not consumed significant static power, but this has changed with very small process nodes. Leakage current in digital
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationDesign, Modeling and Characterization of Embedded Capacitor Networks for Mid-frequency Decoupling in Semiconductor Systems
Design, Modeling and Characterization of Embedded Capacitor Networks for Mid-frequency Decoupling in Semiconductor Systems Prathap Muthana, Madhavan Swaminathan, Rao Tummala, P.Markondeya Raj, Ege Engin,Lixi
More informationIntro. to PDN Planning PCB Stackup Technology Series
Introduction to Power Distribution Network (PDN) Planning Bill Hargin In-Circuit Design b.hargin@icd.com.au 425-301-4425 Intro. to PDN Planning 1. Intro/Overview 2. Bypass/Decoupling Strategy 3. Plane
More informationPractical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems
Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems Presented by Chad Smutzer Mayo Clinic Special Purpose Processor Development
More informationThe Inductance Loop Power Distribution in the Semiconductor Test Interface. Jason Mroczkowski Multitest
The Inductance Loop Power Distribution in the Semiconductor Test Interface Jason Mroczkowski Multitest j.mroczkowski@multitest.com Silicon Valley Test Conference 2010 1 Agenda Introduction to Power Delivery
More informationDesign of the Power Delivery System for Next Generation Gigahertz Packages
Design of the Power Delivery System for Next Generation Gigahertz Packages Madhavan Swaminathan Professor School of Electrical and Computer Engg. Packaging Research Center madhavan.swaminathan@ece.gatech.edu
More informationMeasurement and Comparative S21 Performance of Raw and Mounted Decoupling Capacitors
Measurement and Comparative S21 Performance of Raw and Mounted Decoupling Capacitors Summary Introduction Capacitors All IC power systems require some level of passive decoupling. The ability to accurately
More informationDecoupling capacitor placement
Decoupling capacitor placement Covered in this topic: Introduction Which locations need decoupling caps? IC decoupling Capacitor lumped model How to maximize the effectiveness of a decoupling cap Parallel
More informationAP3598A 21 PVCC 15 VCC 9 FS HGATE1 BOOT1 PHASE1 23 LGATE1 16 PGOOD R LG1 3 EN 4 PSI 5 VID 8 VREF HGATE2 18 BOOT2 19 PHASE2 7 REFIN LGATE2 6 REFADJ
APPLICATION NOTE 24 COMPACT DUAL-PHASE SYNCHRONOUS-RECTIFIED BUCK CONTROLLER General Description The is a dual-phase synchronous buck PWM controller with integrated drivers which are optimized or high
More informationPCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing. Introduction
PCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing May 2008, v1.0 Application Note 528 Introduction As data rates increase, designers are increasingly moving away from
More informationDKAN0008A PIC18 Software UART Timing Requirements
DKAN0008A PIC18 Sotware UART Timing Requirements 11 June 2009 Introduction Design conditions oten limit the hardware peripherals available or an embedded system. Perhaps the available hardware UARTs are
More informationSection VI. PCB Layout Guidelines
Section VI. PCB Layout Guidelines This section provides information for board layout designers to successfully layout their boards for Stratix II devices. These chapters contain the required PCB layout
More informationIC Decoupling and EMI Suppression using X2Y Technology
IC Decoupling and EMI Suppression using X2Y Technology Summary Decoupling and EMI suppression of ICs is a complex system level engineering problem complicated by the desire for faster switching gates,
More informationEnpirion EP5357xUI DC/DC Converter Module Evaluation Board
Enpirion EP5357xUI DC/DC Converter Module Evaluation Board Introduction Thank you for choosing Altera Enpirion power products! This application note describes how to test the EP5357xUI (EP5357LUI, EP5357HUI)
More informationPLL & Timing Glossary
February 2002, ver. 1.0 Altera Stratix TM devices have enhanced phase-locked loops (PLLs) that provide designers with flexible system-level clock management that was previously only available in discrete
More informationDecoupling capacitor uses and selection
Decoupling capacitor uses and selection Proper Decoupling Poor Decoupling Introduction Covered in this topic: 3 different uses of decoupling capacitors Why we need decoupling capacitors Power supply rail
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationStratix II DSP Performance
White Paper Introduction Stratix II devices offer several digital signal processing (DSP) features that provide exceptional performance for DSP applications. These features include DSP blocks, TriMatrix
More informationEngineering the Power Delivery Network
C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path
More informationPower Plane and Decoupling Optimization. Isaac Waldron
Power Plane and Decoupling Optimization p Isaac Waldron Overview Frequency- and time-domain power distribution system specifications Decoupling design example Bare board Added d capacitors Buried Capacitance
More informationUnderstanding, measuring, and reducing output noise in DC/DC switching regulators
Understanding, measuring, and reducing output noise in DC/DC switching regulators Practical tips for output noise reduction Katelyn Wiggenhorn, Applications Engineer, Buck Switching Regulators Robert Blattner,
More information4 Maintaining Accuracy of External Diode Connections
AN 15.10 Power and Layout Considerations for EMC2102 1 Overview 2 Audience 3 References This application note describes design and layout techniques that can be used to increase the performance and dissipate
More informationControlling Input Ripple and Noise in Buck Converters
Controlling Input Ripple and Noise in Buck Converters Using Basic Filtering Techniques, Designers Can Attenuate These Characteristics and Maximize Performance By Charles Coles, Advanced Analogic Technologies,
More informationCharacterization of Alternate Power Distribution Methods for 3D Integration
Characterization of Alternate Power Distribution Methods for 3D Integration David C. Zhang, Madhavan Swaminathan, David Keezer and Satyanarayana Telikepalli School of Electrical and Computer Engineering,
More informationSection III. Area, Timing and Power Optimization
Section III. Area, Timing and Power Optimization Introduction Physical implementation can be an intimidating and challenging phase o the design process. This section introduces eatures in Altera s Quartus
More informationFrequency-Domain Characterization of Power Distribution Networks
Frequency-Domain Characterization of Power Distribution Networks Istvan Novak Jason R. Miller ARTECH H O U S E BOSTON LONDON artechhouse.com Preface Acknowledgments xi xv CHAPTER 1 Introduction 1 1.1 Evolution
More informationUsing Soft Multipliers with Stratix & Stratix GX
Using Soft Multipliers with Stratix & Stratix GX Devices November 2002, ver. 2.0 Application Note 246 Introduction Traditionally, designers have been forced to make a tradeoff between the flexibility of
More informationAP3403. General Description. Features. Applications. Typical Application Schematic. A Product Line of Diodes Incorporated
General Description APPLICATION NOTE 1123 600mA STEP-DOWN DC/DC CONVERTER WITH SYNCHRONOUS RECTIFIER The is a 2.0MHz fixed frequency, current mode, PWM synchronous buck (step-down) DC-DC converter, capable
More informationHow to Design Good PDN Filters
How to Design Good PDN Filters Istvan Novak, Samtec This session was presented as part of the DesignCon 2019 Conference and Expo. For more information on the event, please go to DesignCon.com 1 How to
More informationHardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE Device
NXP Semiconductors Document Number: AN5377 Application Note Rev. 2, Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE 802.15.4 Device 1. Introduction This application note describes Printed
More informationModeling System Signal Integrity Uncertainty Considerations
white paper Intel FPGA Modeling System Signal Integrity Uncertainty Considerations Authors Ravindra Gali High-Speed I/O Applications Engineering, Intel Corporation Zhi Wong High-Speed I/O Applications
More informationDecoupling Capacitance
Decoupling Capacitance Nitin Bhardwaj ECE492 Department of Electrical and Computer Engineering Agenda Background On-Chip Algorithms for decap sizing and placement Based on noise estimation Decap modeling
More informationPTN5100 PCB layout guidelines
Rev. 1 24 September 2015 Application note Document information Info Content Keywords PTN5100, USB PD, Type C, Power Delivery, PD Controller, PD PHY Abstract This document provides a practical guideline
More informationFPGA Design for Signal and Power Integrity
DesignCon 2007 FPGA Design for Signal and Power Integrity Larry Smith, Altera Corporation Hong Shi, Altera Corporation Abstract FPGAs have traditionally been optimized for low-cost environments where signal
More information2. Transceiver Design Flow Guide
2. Transceiver Design Flow Guide SIV53002-4.0 This chapter describes the Altera-recommended basic design low that simpliies Stratix IV GX transceiver-based designs. Use the ollowing design low techniques
More informationDIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM
DIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM Rob Pelt Altera Corporation 101 Innovation Drive San Jose, California, USA 95134 rpelt@altera.com 1. ABSTRACT Performance requirements for broadband
More informationBasic Concepts C HAPTER 1
C HAPTER 1 Basic Concepts Power delivery is a major challenge in present-day systems. This challenge is expected to increase in the next decade as systems become smaller and new materials are introduced
More informationICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS557-0 Description The ICS557-0 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 00 MHz in a small 8-pin SOIC package.
More informationAN4819 Application note
Application note PCB design guidelines for the BlueNRG-1 device Introduction The BlueNRG1 is a very low power Bluetooth low energy (BLE) single-mode system-on-chip compliant with Bluetooth specification
More informationMAX15070A/MAX15070B 7A Sink, 3A Source, 12ns, SOT23 MOSFET Drivers
General Description The /MAX15070B are high-speed MOSFET drivers capable of sinking 7A and sourcing 3A peak currents. The ICs, which are an enhancement over MAX5048 devices, have inverting and noninverting
More informationAdvanced Topics in EMC Design. Issue 1: The ground plane to split or not to split?
NEEDS 2006 workshop Advanced Topics in EMC Design Tim Williams Elmac Services C o n s u l t a n c y a n d t r a i n i n g i n e l e c t r o m a g n e t i c c o m p a t i b i l i t y e-mail timw@elmac.co.uk
More information2. Transceiver Design Flow Guide for Stratix IV Devices
February 2011 SIV53002-4.1 2. Transceiver Design Flow Guide or Stratix IV Devices SIV53002-4.1 This chapter describes the Altera-recommended basic design low that simpliies Stratix IV GX transceiver-based
More informationFPA Printed Circuit Board Layout Guidelines
APPLICATION NOTE AN:005 FPA Printed Circuit Board Layout Guidelines Paul Yeaman Principal Product Line Engineer VI Chip Strategic Accounts Contents Page Introduction 1 The Importance of Board Layout 1
More informationHigh Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516
High Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516 APPLICATION REPORT: SLMA003A Boyd Barrie Bus Solutions Mixed Signals DSP Solutions September 1998 IMPORTANT NOTICE Texas Instruments
More informationFPGA Co-Processing Solutions for High-Performance Signal Processing Applications. 101 Innovation Dr., MS: N. First Street, Suite 310
FPGA Co-Processing Solutions for High-Performance Signal Processing Applications Tapan A. Mehta Joel Rotem Strategic Marketing Manager Chief Application Engineer Altera Corporation MangoDSP 101 Innovation
More informationPI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...
PI3DPX1207B Layout Guideline Table of Contents 1 Layout Design Guideline... 2 1.1 Power and GROUND... 2 1.2 High-speed Signal Routing... 3 2 PI3DPX1207B EVB layout... 8 3 Related Reference... 8 Page 1
More informationStratix GX FPGA. Introduction. Receiver Phase Compensation FIFO
November 2005, ver. 1.5 Errata Sheet Introduction This document addresses transceiver-related known errata for the Stratix GX FPGA family production devices. 1 For more information on Stratix GX device
More informationSILICON DESIGNS, INC Model 1010 DIGITAL ACCELEROMETER
SILICON DESIGNS, INC Model 1010 DIGITAL ACCELEROMETER CAPACITIVE DIGITAL OUTPUT WIDE TEMPERATURE RANGE SURFACE MOUNT PACKAGE FEATURES Digital Pulse Density Output Low Power Consumption -55 to +125 (C Operation
More informationTarget Impedance and Rogue Waves
TITLE Target Impedance and Rogue Waves Larry Smith (Qualcomm) Image Target Impedance and Rogue Waves Larry Smith (Qualcomm) Larry Smith Principal Power Integrity Engineer, Qualcomm Larrys@qti.qualcomm.com
More informationManaging Metastability with the Quartus II Software
Managing Metastability with the Quartus II Software 13 QII51018 Subscribe You can use the Quartus II software to analyze the average mean time between failures (MTBF) due to metastability caused by synchronization
More informationAN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Design Guideline
AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Subscribe Latest document on the web: PDF HTML Contents Contents Intel Stratix 10 Devices, High Speed Signal Interface Layout... 3 Intel
More informationPCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationImplementing Dynamic Reconfiguration in Cyclone IV GX Devices
Implementing Dynamic Reconfiguration in Cyclone IV GX Devices AN-609-2013.03.05 Application Note Cyclone IV GX transceivers support the dynamic reconfiguration feature which provides a solution that allows
More informationPDN Application of Ferrite Beads
PDN Application of Ferrite Beads 11 TA3 Steve Weir CTO IPBLOX, LLC 1 Objectives Understand ferrite beads with a good model Understand PDN design w/ sensitive loads Understand how to determine when a ferrite
More informationDesignCon FPGA I/O Timing Variations Due to Simultaneous Switching Outputs. Zhe Li, Altera Corporation
DesignCon 2008 FPGA I/O Timing Variations Due to Simultaneous Switching Outputs Zhe Li, Altera Corporation ZLI@altera.com, 408-544-7762 Iliya Zamek, Altera Corporation izamek@altera.com, 408-544-8116 Peter
More informationHigh-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers
High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers AN678 Subscribe This application note provides a set of guidelines to run error free across backplanes at high-speed
More informationMarch 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 4
Proceedings Archive March 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 4 2016 BiTS Workshop Image: Stiop / Dollarphotoclub Proceedings Archive Presentation / Copyright Notice The
More informationBroadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design
DesignCon 2009 Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design Hsing-Chou Hsu, VIA Technologies jimmyhsu@via.com.tw Jack Lin, Sigrity Inc.
More informationWideband On-die Power Supply Decoupling in High Performance DRAM
Wideband On-die Power Supply Decoupling in High Performance DRAM Timothy M. Hollis, Senior Member of the Technical Staff Abstract: An on-die decoupling scheme, enabled by memory array cell technology,
More informationRelationship Between Signal Integrity and EMC
Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?
More informationEnpirion Power Datasheet EY V, Low Quiescent Current, 50mA Linear Regulator
Enpirion Power Datasheet EY162 4V, Low Quiescent Current, 5mA Linear Regulator DS-146 Datasheet The Altera Enpirion EY162 is a wide input voltage range, low quiescent current linear regulator ideally suited
More informationThe Facts about the Input Impedance of Power and Ground Planes
The Facts about the Input Impedance of Power and Ground Planes The following diagram shows the power and ground plane structure of which the input impedance is computed. Figure 1. Configuration of the
More informationMIC General Description. Features. Applications. Typical Application. 3A Low Voltage LDO Regulator with Dual Input Voltages
3A Low Voltage LDO Regulator with Dual Input Voltages General Description The is a high-bandwidth, low-dropout, 3.0A voltage regulator ideal for powering core voltages of lowpower microprocessors. The
More informationFeatures. Applications SOT-23-5
135MHz, Low-Power SOT-23-5 Op Amp General Description The is a high-speed, unity-gain stable operational amplifier. It provides a gain-bandwidth product of 135MHz with a very low, 2.4mA supply current,
More informationSystematic Estimation of Worst-Case PDN Noise Target Impedance and Rogue Waves
PCB Design 007 QuietPower columns Systematic Estimation of Worst-Case PDN Noise Target Impedance and Rogue Waves Istvan Novak, Oracle, November 2015 In the dark ages of power distribution design, the typical
More informationMK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET MK1413 Description The MK1413 is the ideal way to generate clocks for MPEG audio devices in computers. The device uses IDT s proprietary mixture of analog and digital Phase-Locked Loop (PLL)
More informationIntroduction to Simulation of Verilog Designs. 1 Introduction
Introduction to Simulation of Verilog Designs 1 Introduction An effective way of determining the correctness of a logic circuit is to simulate its behavior. This tutorial provides an introduction to such
More informationUnderstanding Timing in Altera CPLDs
Understanding Timing in Altera CPLDs AN-629-1.0 Application Note This application note describes external and internal timing parameters, and illustrates the timing models for MAX II and MAX V devices.
More informationConsiderations for Capacitor Selection in FPGA Designs CARTS 2005
Considerations for Capacitor Selection in FPGA Designs CARTS 2005 Steve Weir steve@teraspeed.com Teraspeed Consulting Group LLC Page 1 Agenda What does an FPGA power delivery system look like? What really
More informationSession 5 PCB Advancements And Opportunities
Minimizing Socket & Board Inductance using a Novel decoupling Interposer 2007 Burn-in and Test Socket Workshop Nick Langston James Zhou, Hongjun Yao It is better to uncover a little than to cover a lot.
More informationPAM2320. Description. Pin Assignments. Applications. Features. A Product Line of. Diodes Incorporated 3A LOW NOISE STEP-DOWN DC-DC CONVERTER PAM2320
3A LOW NOISE STEP-DOWN DC-DC CONVERTER Description Pin Assignments The is a 3A step-down DC-DC converter. At heavy load, the constant-frequency PWM control performs excellent stability and transient response.
More informationICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental
More informationA Novel Off-chip Capacitor-less CMOS LDO with Fast Transient Response
IOSR Journal o Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719 Vol. 3, Issue 11 (November. 2013), V3 PP 01-05 A Novel O-chip Capacitor-less CMOS LDO with Fast Transient Response Bo Yang 1, Shulin
More informationMAX 10 Analog to Digital Converter User Guide
MAX 10 Analog to Digital Converter User Guide Subscribe UG-M10ADC 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents MAX 10 ADC Overview... 1-1 ADC Block Counts in MAX 10 Devices...
More informationDevelopment and Validation of IC Models for EMC
Development and Validation of D. Beetner Missouri University University of Missouri of Science - Rolland Technology UMR EMC Laboratory 1 Who is the UMR/MS&T EMC Laboratory? People 5 professors 3 graduate
More informationEUP3484A. 3A, 30V, 340KHz Synchronous Step-Down Converter DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit
3A, 30, 340KHz ynchronous tep-down Converter DECRIPTION The is a synchronous current mode buck regulator capable o driving 3A continuous load current with excellent line and load regulation. The can operate
More informationANSYS CPS SOLUTION FOR SIGNAL AND POWER INTEGRITY
ANSYS CPS SOLUTION FOR SIGNAL AND POWER INTEGRITY Rémy FERNANDES Lead Application Engineer ANSYS 1 2018 ANSYS, Inc. February 2, 2018 ANSYS ANSYS - Engineering simulation software leader Our industry reach
More informationQuick guide to Power. V1.2.1 July 29 th 2013
Quick guide to Power Distribution ib ti Network Design V1.2.1 July 29 th 2013 High level High current, high transient Power Distribution Networks (PDN) need to be able to respond to changes and transients
More informationSAS-2 6Gbps PHY Specification
SAS-2 6Gbps PHY Speciication T10/07-063r2 Date: March 8, 2007 To: T10 Technical Committee From: Alvin Cox (alvin.cox@seagate.com) Subject: SAS-2 6Gbps PHY Electrical Speciication Abstract: The attached
More informationSC2599 Low Voltage DDR Termination Regulator
POWER MANAGEMENT Features Input to linear regulator (): 1.0V to 3.6V Output (): 0.5V to 1.8V Bias Voltage (VDD): 2.35V to 3.6V Up to 3A sink or source from for DDR through DDR4 + 1% over temperature (with
More informationFemtoClock Crystal-to-LVDS Clock Generator ICS DATA SHEET. Features. General Description. Pin Assignment. Block Diagram
FemtoClock Crystal-to-LVDS Clock Generator ICS844011 DATA SHEET General Description The ICS844011 is a Fibre Channel Clock Generator. The ICS844011 uses an 18pF parallel resonant crystal. For Fibre Channel
More informationDesignCon Effect of Power Plane Inductance on Power Delivery Networks. Shirin Farrahi, Cadence Design Systems
DesignCon 2019 Effect of Power Plane Inductance on Power Delivery Networks Shirin Farrahi, Cadence Design Systems shirinf@cadence.com, 978-262-6008 Ethan Koether, Oracle Corp ethan.koether@oracle.com Mehdi
More informationArria V Timing Optimization Guidelines
Arria V Timing Optimization Guidelines AN-652-1. Application Note This document presents timing optimization guidelines for a set of identified critical timing path scenarios in Arria V FPGA designs. Timing
More informationYet More On Decoupling, Part 2: ring the changes, change the rings Kendall Castor-Perry
Page 1 of 9 Yet More On Decoupling, Part 2: ring the changes, change the rings Kendall Castor-Perry This article was published on EDN: http://www.edn.com/design/powermanagement/4412870/why-bypass-caps-make-a-difference---part-2--power-supplyexcitation-and-ringing
More informationCEP8101A Rev 1.0, Apr, 2014
Wide-Input Sensorless CC/CV Step-Down DC/DC Converter FEATURES 42V Input Voltage Surge 40V Steady State Operation Up to 2.1A output current Output Voltage 2.5V to 10V Resistor Programmable Current Limit
More informationCEP8113A Rev 2.0, Apr, 2014
Wide-Input Sensorless CC/CV Step-Down DC/DC Converter FEATURES 42V Input Voltage Surge 40V Steady State Operation Up to 3.5A output current Output Voltage 2.5V to 10V Resistor Programmable Current Limit
More information433MHz Single Chip RF Transmitter
433MHz Single Chip RF Transmitter nrf402 FEATURES True single chip FSK transmitter Few external components required On chip UHF synthesiser No set up or configuration 20kbit/s data rate 2 channels Very
More informationTexas Instruments DisplayPort Design Guide
Texas Instruments DisplayPort Design Guide April 2009 1 High Speed Interface Applications Introduction This application note presents design guidelines, helping users of Texas Instruments DisplayPort devices
More information