LAB IX. LOW FREQUENCY CHARACTERISTICS OF JFETS

Size: px
Start display at page:

Download "LAB IX. LOW FREQUENCY CHARACTERISTICS OF JFETS"

Transcription

1 LAB X. LOW FREQUENCY CHARACTERSTCS OF JFETS 1. OBJECTVE n this lab, you will study the -V characteristics and small-signal model of Junction Field Effect Transistors (JFET).. OVERVEW n this lab, we will study the -V characteristics of an n-channel JFET to calculate a few equivalent-circuit arameters in order to make a small-signal model of the JFET. You will then comare the exerimental results with the theoretical results of the equations found in the lab manual. nformation essential to your understanding of this lab: 1. Theoretical background of the JFET (Streetman 6.) Materials necessary for this Exeriment: 1. Standard testing station. One JFET (art: N5485) 3. 1kΩ resistor Lab X: Low Frequency Characteristics of Junction Field Effect Transistors age 1

2 3. BACKGROUND NFORMATON 3.1 CHART OF SYMBOLS Here is a chart of symbols used in this lab manual. This list is not all inclusive; however, it does contain the most common symbols and their units. Table 1. Chart of the symbols used in this lab. Symbol Symbol Name Units i total drain to source current ma DC drain to source current ma i ds AC drain to source current ma saturation current w/ V G = 0 ma V inch off Voltage V v total drain to source voltage V V DC drain to source Voltage V v ds AC drain to source Voltage V v total gate to source Voltage V V DC gate to source Voltage V v gs AC gate to source Voltage V g m transconductance A/V Lab X: Low Frequency Characteristics of Junction Field Effect Transistors age

3 3. CHART OF EQUATONS All of the equations from the background ortion of the manual are shown in the table below. Table. Chart of the equations used in this lab. Equation Name Formula 1 Saturation Drain to Source current in a N-tye JFET D Sat. 1 v V for negative V Transconductance at the oerating oint g m i v V v. const v const. 3 Equation for Transconductance at the oerating oint using known variables v g m 1 V V 4 Total Drain to Source current i AT ( t) v 1 V (0) gs v V gs v V gs cos( wt) v V gs cos(wt) 5 Shift in DC oerating oint due to AC gate Voltage v gs V Lab X: Low Frequency Characteristics of Junction Field Effect Transistors age 3

4 3.3 THE -V CHARACTERSTCS OF A JFET n the JFET, the transistor action is determined by the flow of majority carriers between the source and the drain. n the low drain-source bias region, the current flow is controlled by a voltage alied to the gate terminal that consists of a reversed biased n junction. The gate voltage modulates the width of the reverse biased n junction deletion layer. The change in the crosssectional area of the current ath under the gate modulates the current flow. For a fixed source-drain voltage and with increasing gate bias the width of the deletion layer at the drain end of the channel decreases. The most imortant oerating region of the JFET occurs at larger drain-source bias levels. There the combination of the alied gate voltage and the drain to source voltages are sufficiently large so the deletion width extends fully across the channel, inching it off at the drain end of the channel. The current flow is now limited by the current flow in the non-inched off region of the channel, and when the carriers reach the inched off end they are raidly collected by the reverse bias of the inched off region. Analysis of the device geometry shows that in the inched off region the current flow is determined by the value of the gate voltage, and is relatively indeendent of the drain-source voltage. This is the ractical region for oerating the JFET as an amlifier. The DC behavior of a JFET is secified most comletely by the outut characteristics, i versus v, with v as a arameter, as shown in Figure 1, and the inut-outut characteristic, D i versus v D( Sat.), as shown in Figure. However, such detailed information is not always sulied by the device manufacturer, as is the case for the N5485 N-channel JFET used in this lab. n such circumstances the circuit designer must measure the device characteristics or use the limited information sulied by the manufacturer, consisting usually of the aroximate values of and V. Lab X: Low Frequency Characteristics of Junction Field Effect Transistors age 4

5 [A ] [V] Figure 1. N5485 JFET V characteristics. D( Sa t) [m Sloe - gm V [V] 0V Figure. nut-outut characteristic (id(sat.) vs. v) of a JFET. Lab X: Low Frequency Characteristics of Junction Field Effect Transistors age 5

6 When used as a small signal amlifier the JFET will be oerating in the inchedoff mode, v vv 0, and its DC behavior can be aroximately described by the following equation v V. D Sat 1 for negative V (1) Hence once you can extract information such as JFET in a circuit. Often the values of and V and V, you can use the for a given tye of transistor vary over wide ranges and the values sulied by the device manufacturer reresent only the average and extreme values of these arameters. Moreover the device may not closely obey the relationshi given by Eq. (1). n this exeriment the DC characteristics of the transistor are measured in order to obtain sufficient information to use the device in an amlifier circuit and also to determine how closely Eq. (1) reresents the actual device behavior. 3.4 Small Signal Models The small signal equivalent circuit of a JFET oerating in the inched-off mode is shown in Figure 3. The transconductance is g m and is equal to the sloe of the transfer curve in Figure which is given by: g m i i D D ( ) v. ( ) const v const. v v () The Equation () can be rearranged as: v g m 1 V V (3) Figure 3. The small signal model of a JFET in the inched off mode of oeration. Lab X: Low Frequency Characteristics of Junction Field Effect Transistors age 6

7 Equation (3) is evaluated at a fixed value v V. The inut terminals from the gate to the source aear as a reversed biased diode and are an effective oen circuit. The numerical value of g m can be estimated from either Eq. (3) or from Figure 1. The latter aroach will be used in this exeriment. To find g m from the characteristic curves of Figure 1, find the desired oerating oint (i D,v ) that is determined by the load resistor and the drain suly voltage v DD. Then, draw a vertical line through the v oerating oint. On this line find the voltage difference between the two nearby characteristic curves, Δv. Extraolate the two intersection oints to the y-axis and find Δi. Then use Eq. () to find g m. The outut resistance r d shunting the gmv current generator is included in the model to account for changes in the drain current due to changes in The numerical value of r d can be obtained from the sloe of the D v., V curve above saturation (as shown in Fig. 1). Use the following grahical analysis to obtain r d. Find the characteristic curve closest to the oerating oint and draw a straight line suerimosed on the saturation art of the curve. Select two convenient values of v and draw two vertical lines through these oints to where they intersect the straight curve. Circle the intersection oints. The x- axis searation gives the value Δv. Next draw horizontal lines through the circles to the y-axis. The y-axis searation gives the value of Δi D. The value of r d=(δv /Δi D) V=const. Lab X: Low Frequency Characteristics of Junction Field Effect Transistors age 7

8 4. RE-LAB REORT 1. Study Figures 6-4 and 6-5 in Streetman and describe the -V characteristics of a JFET. a. Manually re-lot Figure 6-4 (do not scan it or coy it) and describe in your own words the variation of deletion regions and channel as voltage changes. Describe what inch-off is. dentify the V in the lot. b. Manually re-lot Figure 6-5 (b) and identify. n this lot, describe how to calculate g m in your own words. 5. ROCEDURE NOTE: Determine the absolute maximum ratings (oerating range) of the JFET. These can be found on the first age of the JFET s datasheets. Ste 1. Construct the circuit shown in Figure 4. Figure 4. Circuit diagram for the vs. V characteristics measurement for the N5485 JFET. Lab X: Low Frequency Characteristics of Junction Field Effect Transistors age 8

9 Once the circuit has been built, oen and execute the rogram FET_V_Curve.vi using LabVEW to obtain a lot of the vs. V characteristic similar to the one shown in Figure 1. This rogram allows you to set a start voltage for V and V. t also allows you to set a ste size for each of them. FET_V_Curve.vi will start at the initial V and V voltages and then will ste the V value from its initial value to its final value. After the comuter reaches the final value of V at a fixed V then it will increment V. This rocess will continue until the final values of both V and V are reached. Set V to vary from 0.0 V to 0 V in 0.5 V stes. Let V vary from 0.0 V to -.5 V in -0.5 V incremental stes. f you accidentally ut ositive incremental values, you will destroy the transistor! f your transistor fails, you must get another JFET and re-characterize another transistor. (Save the JFET characteristics data on a ersonal account or device; any files saved on the deskto will be removed after logging off the comuter.) Examine the grah that you now have dislayed in the LabVEW window. Now examine Figure 1. Take note of the inch off locus (dotted red line) on the left art of the grah. The locus asses through the oint where the current flattens out at every value of V. After you have visualized the inch off locus for your grah, estimate the values for V and D(Sat.) at the different gate voltages and determine. Next, use Eq. (1) to calculate D(Sat.) values for V 0. Fill out the table below. Table 3. Exerimental values of V, D(Sat.), g m, and r d and theoretical values of D(Sat.). V V(exerimental) D(Sat.)(exerimental) D(Sat.)(equation) gm rd 0.0 V N/A -0.5 V -1.0 V -1.5 V -.0 V -.5 V Lab X: Low Frequency Characteristics of Junction Field Effect Transistors age 9

10 Now, lot D(Sat.) vs. V curve in Excel using the exerimental values in the table above. This lot should look similar to the Figure and it shows JFET amlifier s inut-outut (v - i D) characteristic. Next, imagine you lan to use the N5485 in an amlifier at oerating oint v = 8 V. For this oerating oint, find: 1. The transconductance g m and fill out the table above. Read 3.4 in this manual to understand how to calculate g m.. Calcuate r d based on the method described in the 3.4 in this manual and fill out the table above. 6. LAB REORT Tye a lab reort with a cover sheet containing your title, name, your lab artner s name, class, section number, date the lab was erformed and the date the reort is due. Use the following outline to draft your lab reort: ABSTRACT: Briefly describe the contents of your reort and its significant findings. DATA RESENTATON: Create a well formatted table resenting the data from Table 3. ANALYSS: 1. JFET outut characteristics ( V ) lot the vs. V characteristic. Show the inch-off locus in the lot. Make sure both axes are labeled and the grah is aroriately titled.. JFET inut-outut characteristics ( D V ) a. lot the D(Sat.) vs. V curve. lot both exerimental and theoretical D(Sat.) in the lot. Make sure both axes are labeled and the grah is aroriately titled. b. lot the vs. V characteristic again and exlain how you use this lot to find g m and r d at a ν equal to 8 V at the secified gate voltages. CONCLUSON: Describe how your analyses corresond with the exectation of theory described in Section 3. ATTACH: Signed instructor verification form. Lab X: Low Frequency Characteristics of Junction Field Effect Transistors age 10

EE 462: Laboratory Assignment 5 Biasing N- channel MOSFET Transistor

EE 462: Laboratory Assignment 5 Biasing N- channel MOSFET Transistor EE 46: Laboratory Assignment 5 Biasing N channel MOFET Transistor by r. A.V. adun and r... onohue (/1/07 Udated ring 008 by tehen Maloney eartment of Elecical and Comuter Engineering University of entucky

More information

There are two basic types of FET s: The junction field effect transistor or JFET the metal oxide FET or MOSFET.

There are two basic types of FET s: The junction field effect transistor or JFET the metal oxide FET or MOSFET. Page 61 Field Effect Transistors The Fieldeffect transistor (FET) We know that the biolar junction transistor or BJT is a current controlled device. The FET or field effect transistor is a voltage controlled

More information

Theoretical question Q5 Calculation based questions Q3and Q14. Norlaili Mohd Noh 2010/2011 2

Theoretical question Q5 Calculation based questions Q3and Q14. Norlaili Mohd Noh 2010/2011 2 CLA 11 JFET TUTORAL 7 Need not do: Theoretical question Q5 Calculation based questions Q3and Q14. 2 JUNCTON FEL EFFECT TRANTOR (JFET) 2 Tyes: 1. n-channel JFET The current carriers in an n-channel JFET

More information

JUNCTION FIELD EFFECT TRANSISTOR (JFET)

JUNCTION FIELD EFFECT TRANSISTOR (JFET) CLA 23 JFET JUNCTON FEL EFFECT TRANTOR (JFET) 2 Tyes: 1. n-channel JFET The current carriers in an n-channel JFET are the electrons. 2. -channel JFET The current carriers in a -channel JFET are the holes.

More information

EE 462: Laboratory Assignment 6 Biasing of Transistors: N- channel MOSFET

EE 462: Laboratory Assignment 6 Biasing of Transistors: N- channel MOSFET EE 46: Laboratory Assignment 6 Biasing of Transistors: N channel MOFET by r. A.V. adun and r... onohue (10//03 eartment of Elecical and Comuter Engineering University of entucky Lexington, Y 40506 Laboratory

More information

(11) Bipolar Op-Amp. Op-Amp Circuits:

(11) Bipolar Op-Amp. Op-Amp Circuits: (11) O-Am Circuits: Biolar O-Am Learning Outcome Able to: Describe and analyze the dc and ac characteristics of the classic 741 biolar o-am circuit. eference: Neamen, Chater 13 11.0) 741 O-Am 11.1) Circuit

More information

EXPERIMENT 6 CLOSED-LOOP TEMPERATURE CONTROL OF AN ELECTRICAL HEATER

EXPERIMENT 6 CLOSED-LOOP TEMPERATURE CONTROL OF AN ELECTRICAL HEATER YEDITEPE UNIVERSITY ENGINEERING & ARCHITECTURE FACULTY INDUSTRIAL ELECTRONICS LABORATORY EE 432 INDUSTRIAL ELECTRONICS EXPERIMENT 6 CLOSED-LOOP TEMPERATURE CONTROL OF AN ELECTRICAL HEATER Introduction:

More information

Lab 4: The transformer

Lab 4: The transformer ab 4: The transformer EEC 305 July 8 05 Read this lab before your lab eriod and answer the questions marked as relaboratory. You must show your re-laboratory answers to the TA rior to starting the lab.

More information

Physics. Valve Electronics.

Physics. Valve Electronics. Physics Valve Electronics www.testrekart.com Table of Content 1. Do You Know?. Thermionic Emission and Emitters. 3. Vacuum Tubes and Thermionic Valves. 4. Diode Valve. 5. Triode Valve. 1 1. Do You Know?

More information

Chapter 7: Passive Filters

Chapter 7: Passive Filters EETOMAGNETI OMPATIBIITY HANDBOOK 1 hater 7: Passive Filters 7.1 eeat the analytical analysis given in this chater for the low-ass filter for an filter in shunt with the load. The and for this filter are

More information

University of Twente

University of Twente University of Twente Faculty of Electrical Engineering, Mathematics & Comuter Science Design of an audio ower amlifier with a notch in the outut imedance Remco Twelkemeijer MSc. Thesis May 008 Suervisors:

More information

Analysis of Electronic Circuits with the Signal Flow Graph Method

Analysis of Electronic Circuits with the Signal Flow Graph Method Circuits and Systems, 207, 8, 26-274 htt://www.scir.org/journal/cs ISSN Online: 253-293 ISSN Print: 253-285 Analysis of Electronic Circuits with the Signal Flow Grah Method Feim Ridvan Rasim, Sebastian

More information

ITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections

ITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections ITT Technical Institute ET215 Devices 1 Unit 7 Chapter 4, Sections 4.1 4.3 Chapter 4 Section 4.1 Structure of Field-Effect Transistors Recall that the BJT is a current-controlling device; the field-effect

More information

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs) CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs) INTRODUCTION - FETs are voltage controlled devices as opposed to BJT which are current controlled. - There are two types of FETs. o Junction FET (JFET) o Metal

More information

Electronic PRINCIPLES

Electronic PRINCIPLES MALVINO & BATES Electronic PRINCIPLES SEVENTH EDITION Chapter 13 JFETs Topics Covered in Chapter 13 Basic ideas Drain curves Transconductance curve Biasing in the ohmic region Biasing in the active region

More information

Chapter 8. Field Effect Transistor

Chapter 8. Field Effect Transistor Chapter 8. Field Effect Transistor Field Effect Transistor: The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There

More information

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET) FIELD EFFECT TRANSISTOR (FET) The field-effect transistor (FET) is a three-terminal device used for a variety of applications that match, to a large extent, those of the BJT transistor. Although there

More information

Chapter 8: Field Effect Transistors

Chapter 8: Field Effect Transistors Chapter 8: Field Effect Transistors Transistors are different from the basic electronic elements in that they have three terminals. Consequently, we need more parameters to describe their behavior than

More information

Chapter 6: Field-Effect Transistors

Chapter 6: Field-Effect Transistors Chapter 6: Field-Effect Transistors Islamic University of Gaza Dr. Talal Skaik MOSFETs MOSFETs have characteristics similar to JFETs and additional characteristics that make then very useful. There are

More information

Field - Effect Transistor

Field - Effect Transistor Page 1 of 6 Field - Effect Transistor Aim :- To draw and study the out put and transfer characteristics of the given FET and to determine its parameters. Apparatus :- FET, two variable power supplies,

More information

ELECTRICAL TECHNOLOGY EET 103/4

ELECTRICAL TECHNOLOGY EET 103/4 ELECTRICAL TECHNOLOGY EET 103/4 Define and analyze the rincile of transformer, its arameters and structure. Describe and analyze Ideal transformer, equivalent circuit, and hasor diagram Calculate and justify

More information

Frequently Asked Questions

Frequently Asked Questions Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: Ist Year, Sem - IInd Subject: Electronics Paper No.: V Paper Title: Analog Circuits Lecture No.: 13 Lecture Title: Analog Circuits

More information

Lecture (09) The JFET (2)

Lecture (09) The JFET (2) Lecture (09) The JFET (2) By: r. Ahmed Elhafee ١ V Controls I connect a bias voltage, V V is set to increasingly more negative values by adjusting V, a family of drain characteristic curves is produced.

More information

A new family of highly linear CMOS transconductors based on the current tail differential pair

A new family of highly linear CMOS transconductors based on the current tail differential pair MEJ 552 Microelectronics Journal Microelectronics Journal 30 (1999) 753 767 A new family of highly linear CMOS transconductors based on the current tail differential air A.M. Ismail, S.K. ElMeteny, A.M.

More information

EE105 Fall 2015 Microelectronic Devices and Circuits

EE105 Fall 2015 Microelectronic Devices and Circuits EE105 Fall 2015 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 11-1 Transistor Operating Mode in Amplifiers Transistors are biased in flat part of

More information

The Common Source JFET Amplifier

The Common Source JFET Amplifier The Common Source JFET Amplifier Small signal amplifiers can also be made using Field Effect Transistors or FET's for short. These devices have the advantage over bipolar transistors of having an extremely

More information

Perceptibility and Acceptability of Gamma Differences of Displayed srgb Images

Perceptibility and Acceptability of Gamma Differences of Displayed srgb Images Percetibility and Accetability of Gamma Differences of Dislayed srgb Images Efthimia Bilissi, Ralh E. Jacobson, and Geoffrey G. Attridge Imaging Technology Research Grou, University of Westminster Harrow,

More information

Electronic Ballast with Wide Dimming Range: Matlab-Simulink Implementation of a Double Exponential Fluorescent-Lamp Model

Electronic Ballast with Wide Dimming Range: Matlab-Simulink Implementation of a Double Exponential Fluorescent-Lamp Model Electronic Ballast with Wide Dimming ange: Matlab-Simulink Imlementation of a Double Exonential Fluorescent-Lam Model Marina Perdigão and E. S. Saraiva Deartamento de Engenharia Electrotécnica Instituto

More information

Analysis of Mean Access Delay in Variable-Window CSMA

Analysis of Mean Access Delay in Variable-Window CSMA Sensors 007, 7, 3535-3559 sensors ISSN 44-80 007 by MDPI www.mdi.org/sensors Full Research Paer Analysis of Mean Access Delay in Variable-Window CSMA Marek Miśkowicz AGH University of Science and Technology,

More information

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016) Page1 Name ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016) Problem 1 (15 points) You are given an NMOS amplifier with drain load resistor R D = 20 k. The DC voltage (V RD

More information

LAB IV. SILICON DIODE CHARACTERISTICS

LAB IV. SILICON DIODE CHARACTERISTICS LAB IV. SILICON DIODE CHARACTERISTICS 1. OBJECTIVE In this lab you will measure the I-V characteristics of the rectifier and Zener diodes, in both forward and reverse-bias mode, as well as learn what mechanisms

More information

ANALOG FUNDAMENTALS C. Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS

ANALOG FUNDAMENTALS C. Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS AV18-AFC ANALOG FUNDAMENTALS C Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS 1 ANALOG FUNDAMENTALS C AV18-AFC Overview This topic identifies the basic FET amplifier configurations and their principles of

More information

The online muon identification with the ATLAS experiment at the LHC

The online muon identification with the ATLAS experiment at the LHC 32 he online muon identification with the ALAS exeriment at the LHC Abstract he Large Hadron Collider (LHC) at CERN is a roton-roton collider roviding the highest energy and the highest instantaneous luminosity

More information

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section

More information

Servo Mechanism Technique based Anti-Reset Windup PI Controller for Pressure Process Station

Servo Mechanism Technique based Anti-Reset Windup PI Controller for Pressure Process Station Indian Journal of Science and Technology, Vol 9(11), DOI: 10.17485/ijst/2016/v9i11/89298, March 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Servo Mechanism Technique based Anti-Reset Windu

More information

Homework Assignment 07

Homework Assignment 07 Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

More information

Switching threshold. Switch delay model. Input pattern effects on delay

Switching threshold. Switch delay model. Input pattern effects on delay Switching threshold Low Power VLSI System Design Lecture 8 & 9: Transistor Sizing and Low Power Memory Design Prof. R. Iris ahar October & 4, 017 Define V M to be the oint where V in = V out (both PMOS

More information

(a) Current-controlled and (b) voltage-controlled amplifiers.

(a) Current-controlled and (b) voltage-controlled amplifiers. Fig. 6.1 (a) Current-controlled and (b) voltage-controlled amplifiers. Fig. 6.2 Drs. Ian Munro Ross (front) and G. C. Dacey jointly developed an experimental procedure for measuring the characteristics

More information

Parallel Operation of Dynex IGBT Modules Application Note Replaces October 2001, version AN AN July 2002

Parallel Operation of Dynex IGBT Modules Application Note Replaces October 2001, version AN AN July 2002 AN5505 Parallel Oeration of Dynex GB odules Alication Note Relaces October 2001, version AN5505-1.2 AN5505-1.3 July 2002 NRODUCON GB modules can be connected in arallel to create a switch with a higher

More information

THE METAL-SEMICONDUCTOR CONTACT

THE METAL-SEMICONDUCTOR CONTACT THE METAL-SEMICONDUCTOR CONTACT PROBLEM 1 To calculate the theoretical barrier height, built-in potential barrier, and maximum electric field in a metal-semiconductor diode for zero applied bias. Consider

More information

6. Field-Effect Transistor

6. Field-Effect Transistor 6. Outline: Introduction to three types of FET: JFET MOSFET & CMOS MESFET Constructions, Characteristics & Transfer curves of: JFET & MOSFET Introduction The field-effect transistor (FET) is a threeterminal

More information

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS Most of the content is from the textbook: Electronic devices and circuit theory, Robert

More information

ES 330 Electronics II Homework # 1 (Fall 2016 SOLUTIONS)

ES 330 Electronics II Homework # 1 (Fall 2016 SOLUTIONS) SOLUTIONS ES 330 Electronics II Homework # 1 (Fall 2016 SOLUTIONS) Problem 1 (20 points) We know that a pn junction diode has an exponential I-V behavior when forward biased. The diode equation relating

More information

Figure 1: JFET common-source amplifier. A v = V ds V gs

Figure 1: JFET common-source amplifier. A v = V ds V gs Chapter 7: FET Amplifiers Switching and Circuits The Common-Source Amplifier In a common-source (CS) amplifier, the input signal is applied to the gate and the output signal is taken from the drain. The

More information

Evaluation of the operating internal resistance and capacitance of intact trapezoidal waveform defibrillators

Evaluation of the operating internal resistance and capacitance of intact trapezoidal waveform defibrillators Purdue University Purdue e-pubs Weldon School of Biomedical Engineering Faculty Publications Weldon School of Biomedical Engineering 1980 Evaluation of the oerating internal resistance and caacitance of

More information

Evolutionary Circuit Design: Information Theory Perspective on Signal Propagation

Evolutionary Circuit Design: Information Theory Perspective on Signal Propagation Evolutionary Circuit Design: Theory Persective on Signal Proagation Denis Poel Deartment of Comuter Science, Baker University, P.O. 65, Baldwin City, KS 66006, E-mail: oel@ieee.org Nawar Hakeem Deartment

More information

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections. MOSFETS Although the base current in a transistor is usually small (< 0.1 ma), some input devices (e.g. a crystal microphone) may be limited in their output. In order to overcome this, a Field Effect Transistor

More information

Laboratory Essay with Online Back-calculation Anti-windup Scheme for a MTG System

Laboratory Essay with Online Back-calculation Anti-windup Scheme for a MTG System PID' Brescia (Italy), March 8-, WeB. Laboratory Essay with Online Back-calculation Anti-windu Scheme for a MTG System Antônio M. S. Neto, Thaise P. Damo, Antonio A. R. Coelho Federal University of Santa

More information

CHAPTER 5 INTERNAL MODEL CONTROL STRATEGY. The Internal Model Control (IMC) based approach for PID controller

CHAPTER 5 INTERNAL MODEL CONTROL STRATEGY. The Internal Model Control (IMC) based approach for PID controller CHAPTER 5 INTERNAL MODEL CONTROL STRATEGY 5. INTRODUCTION The Internal Model Control (IMC) based aroach for PID controller design can be used to control alications in industries. It is because, for ractical

More information

MODULE-2: Field Effect Transistors (FET)

MODULE-2: Field Effect Transistors (FET) FORMAT-1B Definition: MODULE-2: Field Effect Transistors (FET) FET is a three terminal electronic device used for variety of applications that match with BJT. In FET, an electric field is established by

More information

Chapter 8: Field Effect Transistors

Chapter 8: Field Effect Transistors Chapter 8: Field Effect Transistors Transistors are different from the basic electronic elements in that they have three terminals. Consequently, we need more parameters to describe their behavior than

More information

Radio Frequency Electronics

Radio Frequency Electronics Radio Frequency Electronics Active Components II Harry Nyquist Born in 1889 in Sweden Received B.S. and M.S. from U. North Dakota Received Ph.D. from Yale Worked and Bell Laboratories for all of his career

More information

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage? Exam 2 Name: Score /90 Question 1 Short Takes 1 point each unless noted otherwise. 1. Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance

More information

Field Effect Transistors

Field Effect Transistors Field Effect Transistors Purpose In this experiment we introduce field effect transistors (FETs). We will measure the output characteristics of a FET, and then construct a common-source amplifier stage,

More information

Circular Dynamic Stereo and Its Image Processing

Circular Dynamic Stereo and Its Image Processing Circular Dynamic Stereo and Its Image Processing Kikuhito KAWASUE *1 and Yuichiro Oya *2 *1 Deartment of Mechanical Systems Engineering Miyazaki University 1-1, Gakuen Kibanadai Nishi, Miyazaki 889-2192

More information

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208   Department of EECE Electronic Circuits Junction Field-effect Transistors Dr. Manar Mohaisen Office: F208 Email: manar.subhi@kut.ac.kr Department of EECE Review of the Precedent Lecture Explain the Operation Class A Power

More information

Lecture (03) The JFET

Lecture (03) The JFET Lecture (03) The JFET By: Dr. Ahmed ElShafee ١ JFET Basic Structure Figure shows the basic structure of an n channel JFET (junction field effect transistor). Wire leads are connected to each end of the

More information

INTRODUCTION TO ELECTRONICS EHB 222E

INTRODUCTION TO ELECTRONICS EHB 222E INTRODUCTION TO ELECTRONICS EHB 222E MOS Field Effect Transistors (MOSFETS II) MOSFETS 1/ INTRODUCTION TO ELECTRONICS 1 MOSFETS Amplifiers Cut off when v GS < V t v DS decreases starting point A, once

More information

Optimization of an Evaluation Function of the 4-sided Dominoes Game Using a Genetic Algorithm

Optimization of an Evaluation Function of the 4-sided Dominoes Game Using a Genetic Algorithm o Otimization of an Evaluation Function of the 4-sided Dominoes Game Using a Genetic Algorithm Nirvana S. Antonio, Cícero F. F. Costa Filho, Marly G. F. Costa, Rafael Padilla Abstract In 4-sided dominoes,

More information

UNIT I - TRANSISTOR BIAS STABILITY

UNIT I - TRANSISTOR BIAS STABILITY UNIT I - TRANSISTOR BIAS STABILITY OBJECTIVE On the completion of this unit the student will understand NEED OF BIASING CONCEPTS OF LOAD LINE Q-POINT AND ITS STABILIZATION AND COMPENSATION DIFFERENT TYPES

More information

A Genetic Algorithm Approach for Sensorless Speed Estimation by using Rotor Slot Harmonics

A Genetic Algorithm Approach for Sensorless Speed Estimation by using Rotor Slot Harmonics A Genetic Algorithm Aroach for Sensorless Seed Estimation by using Rotor Slot Harmonics Hayri Arabaci Abstract In this aer a sensorless seed estimation method with genetic algorithm for squirrel cage induction

More information

High resolution radar signal detection based on feature analysis

High resolution radar signal detection based on feature analysis Available online www.jocr.com Journal of Chemical and Pharmaceutical Research, 4, 6(6):73-77 Research Article ISSN : 975-7384 CODEN(USA) : JCPRC5 High resolution radar signal detection based on feature

More information

L MOSFETS, IDENTIFICATION, CURVES. PAGE 1. I. Review of JFET (DRAW symbol for n-channel type, with grounded source)

L MOSFETS, IDENTIFICATION, CURVES. PAGE 1. I. Review of JFET (DRAW symbol for n-channel type, with grounded source) L.107.4 MOSFETS, IDENTIFICATION, CURVES. PAGE 1 I. Review of JFET (DRAW symbol for n-channel type, with grounded source) 1. "normally on" device A. current from source to drain when V G = 0 no need to

More information

THE HELMHOLTZ RESONATOR TREE

THE HELMHOLTZ RESONATOR TREE THE HELMHOLTZ RESONATOR TREE Rafael C. D. Paiva and Vesa Välimäki Deartment of Signal Processing and Acoustics Aalto University, School of Electrical Engineering Esoo, Finland rafael.dias.de.aiva@aalto.fi

More information

Parameter Controlled by Contrast Enhancement Using Color Image

Parameter Controlled by Contrast Enhancement Using Color Image Parameter Controlled by Contrast Enhancement Using Color Image Raguathi.S and Santhi.K Abstract -The arameter-controlled virtual histogram distribution (PCVHD) method is roosed in this roject to enhance

More information

AN102. JFET Biasing Techniques. Introduction. Three Basic Circuits. Constant-Voltage Bias

AN102. JFET Biasing Techniques. Introduction. Three Basic Circuits. Constant-Voltage Bias AN12 JFET Biasing Techniques Introduction Engineers who are not familiar with proper biasing methods often design FET amplifiers that are unnecessarily sensitive to device characteristics. One way to obtain

More information

EDC UNIT IV- Transistor and FET JFET Characteristics EDC Lesson 4- ", Raj Kamal, 1

EDC UNIT IV- Transistor and FET JFET Characteristics EDC Lesson 4- , Raj Kamal, 1 EDC UNIT IV- Transistor and FET Characteristics Lesson-10: JFET Characteristics Qualitative Discussion 2008 EDC Lesson 4- ", Raj Kamal, 1 n-junction FET and p-jfet Symbols D D + D G + V DS V DS V GS S

More information

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 3 Field Effect Transistors Lecture-8 Junction Field

More information

Lec (03) Diodes and Applications

Lec (03) Diodes and Applications Lec (03) Diodes and Applications Diode Models 1 Diodes and Applications Diode Operation V-I Characteristics of a Diode Diode Models Half-Wave and Full-Wave Rectifiers Power Supply Filters and Regulators

More information

INTERNET PID CONTROLLER DESIGN: M. Schlegel, M. Čech

INTERNET PID CONTROLLER DESIGN:  M. Schlegel, M. Čech INTERNET PID CONTROLLER DESIGN: WWW.PIDLAB.COM M. Schlegel, M. Čech Deartment of Cybernetics, University of West Bohemia in Pilsen fax : + 0403776350, e-mail : schlegel@kky.zcu.cz, mcech@kky.zcu.cz Abstract:

More information

An Overview of Substrate Noise Reduction Techniques

An Overview of Substrate Noise Reduction Techniques An Overview of Substrate Noise Reduction Techniques Shahab Ardalan, and Manoj Sachdev ardalan@ieee.org, msachdev@ece.uwaterloo.ca Deartment of Electrical and Comuter Engineering University of Waterloo

More information

IENGINEERS-CONSULTANTS QUESTION BANK SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET)

IENGINEERS-CONSULTANTS QUESTION BANK SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET) ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET) LONG QUESTIONS (10 MARKS) 1. Draw the construction diagram and explain the working of P-Channel JFET. Also draw the characteristics curve and transfer

More information

JFET Noise. Figure 1: JFET noise equivalent circuit. is the mean-square thermal drain noise current and i 2 fd

JFET Noise. Figure 1: JFET noise equivalent circuit. is the mean-square thermal drain noise current and i 2 fd JFET Noise 1 Object The objects of this experiment are to measure the spectral density of the noise current output of a JFET, to compare the measured spectral density to the theoretical spectral density,

More information

Prof. Paolo Colantonio a.a

Prof. Paolo Colantonio a.a Prof. Paolo Colantonio a.a. 20 2 Field effect transistors (FETs) are probably the simplest form of transistor, widely used in both analogue and digital applications They are characterised by a very high

More information

ET Training. Electronics: JFET Instructor: H.Pham. The JUNCTION FIELF EFFECT TRANSISTOR (JFET) n channel JFET p channel JFET

ET Training. Electronics: JFET Instructor: H.Pham. The JUNCTION FIELF EFFECT TRANSISTOR (JFET) n channel JFET p channel JFET The JUNCTION FIELF EFFECT TRANSISTOR (JFET) n channel JFET p channel JFET 1 The BIASED JFET VDD provides a drain-to-source voltage and supplies current from drain to source VGG sets the reverse-biased

More information

Lecture 4. pn Junctions (Diodes) Wednesday 27/9/2017 pn junctions 1-1

Lecture 4. pn Junctions (Diodes) Wednesday 27/9/2017 pn junctions 1-1 Lecture 4 n Junctions (Diodes) Wednesday 27/9/2017 n junctions 1-1 Agenda Continue n junctions Equilibrium (zero bias) Deletion rejoins Built-in otential Reverse and forward bias I-V characteristics Bias

More information

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1 MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2

More information

UNIT 4 BIASING AND STABILIZATION

UNIT 4 BIASING AND STABILIZATION UNIT 4 BIASING AND STABILIZATION TRANSISTOR BIASING: To operate the transistor in the desired region, we have to apply external dec voltages of correct polarity and magnitude to the two junctions of the

More information

Origins of Stator Current Spectra in DFIGs with Winding Faults and Excitation Asymmetries

Origins of Stator Current Spectra in DFIGs with Winding Faults and Excitation Asymmetries Origins of Stator Current Sectra in DFIGs with Wing Faults and Excitation Asymmetries S. Williamson * and S. Djurović * University of Surrey, Guildford, Surrey GU2 7XH, United Kingdom School of Electrical

More information

Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering

Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering Summary Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET A/Lectr. Khalid Shakir Dept. Of Electrical Engineering College of Engineering Maysan University Page 1-21 Summary The MOSFET The metal oxide

More information

MULTIPLE CHOICE QUESTIONS

MULTIPLE CHOICE QUESTIONS MULTIPLE CHOICE QUESTIONS (1) In 1831 Faraday in England and hennery in USA observed that an e.m.f is set u in conductor when it moves across a (a) Electric field (b) Magnetic field (c) Gravitational field

More information

Matching Book-Spine Images for Library Shelf-Reading Process Automation

Matching Book-Spine Images for Library Shelf-Reading Process Automation 4th IEEE Conference on Automation Science and Engineering Key Bridge Marriott, Washington DC, USA August 23-26, 2008 Matching Book-Sine Images for Library Shelf-Reading Process Automation D. J. Lee, Senior

More information

State-of-the-Art Verification of the Hard Driven GTO Inverter Development for a 100 MVA Intertie

State-of-the-Art Verification of the Hard Driven GTO Inverter Development for a 100 MVA Intertie State-of-the-Art Verification of the Hard Driven GTO Inverter Develoment for a 100 MVA Intertie P. K. Steimer, H. Grüning, J. Werninger R&D Drives and Power Electronics ABB Industrie AG CH-5300 Turgi,

More information

Approximated fast estimator for the shape parameter of generalized Gaussian distribution for a small sample size

Approximated fast estimator for the shape parameter of generalized Gaussian distribution for a small sample size BULLETIN OF THE POLISH ACADEMY OF SCIENCES TECHNICAL SCIENCES, Vol. 63, No. 2, 2015 DOI: 10.1515/basts-2015-0046 Aroximated fast estimator for the shae arameter of generalized Gaussian distribution for

More information

Application of Notch Filtering under Low Sampling Rate for Broken Rotor Bar Detection with DTFT and AR based Spectrum Methods

Application of Notch Filtering under Low Sampling Rate for Broken Rotor Bar Detection with DTFT and AR based Spectrum Methods Alication of Notch Filtering under Low Samling Rate for Broken Rotor Bar Detection with DTFT and AR based Sectrum Methods B. Ayhan H. J. Trussell M.-Y. Chow M.-H. Song IEEE Student Member IEEE Fellow IEEE

More information

Experiment 5 Single-Stage MOS Amplifiers

Experiment 5 Single-Stage MOS Amplifiers Experiment 5 Single-Stage MOS Amplifiers B. Cagdaser, H. Chong, R. Lu, and R. T. Howe UC Berkeley EE 105 Fall 2005 1 Objective This is the first lab dealing with the use of transistors in amplifiers. We

More information

DIGITALLY CONTROLLED QUADRATURE OSCILLATOR EMPLOYING TWO ZC-CG-CDBAs

DIGITALLY CONTROLLED QUADRATURE OSCILLATOR EMPLOYING TWO ZC-CG-CDBAs DIGITALLY ONTOLLED QUADATUE OSILLATO EMPLOYING TWO Z-G-DBAs Josef Bajer, Dalibor Biolek UD/BUT, Det. of EE/Microelectronics Kounicova 65/Udolni 53, Brno, zech eublic dalibor.biolek@unob.cz ABSTAT: A simle

More information

Laboratory #5 BJT Basics and MOSFET Basics

Laboratory #5 BJT Basics and MOSFET Basics Laboratory #5 BJT Basics and MOSFET Basics I. Objectives 1. Understand the physical structure of BJTs and MOSFETs. 2. Learn to measure I-V characteristics of BJTs and MOSFETs. II. Components and Instruments

More information

Design of PID Controller Based on an Expert System

Design of PID Controller Based on an Expert System International Journal of Comuter, Consumer and Control (IJ3C), Vol. 3, No.1 (014) 31 Design of PID Controller Based on an Exert System Wei Li Abstract For the instability of traditional control systems,

More information

ELEC 350L Electronics I Laboratory Fall 2012

ELEC 350L Electronics I Laboratory Fall 2012 ELEC 350L Electronics I Laboratory Fall 2012 Lab #9: NMOS and CMOS Inverter Circuits Introduction The inverter, or NOT gate, is the fundamental building block of most digital devices. The circuits used

More information

Full Bridge Single Stage Electronic Ballast for a 250 W High Pressure Sodium Lamp

Full Bridge Single Stage Electronic Ballast for a 250 W High Pressure Sodium Lamp Full Bridge Single Stage Electronic Ballast for a 50 W High Pressure Sodium am Abstract In this aer will be reorted the study and imlementation of a single stage High Power Factor (HPF) electronic ballast

More information

CS and CE amplifiers with loads:

CS and CE amplifiers with loads: CS and CE amplifiers with loads: The Common-Source Circuit The most basic IC MOS amplifier is shown in fig.(1). The source of MOS transistor is grounded, also the drain resistor RD replaced by a constant-current

More information

Field Effect Transistors (npn)

Field Effect Transistors (npn) Field Effect Transistors (npn) gate drain source FET 3 terminal device channel e - current from source to drain controlled by the electric field generated by the gate base collector emitter BJT 3 terminal

More information

The Field Effect Transistor

The Field Effect Transistor FET, OPAmps I. p. 1 Field Effect Transistors and Op Amps I The Field Effect Transistor This lab begins with some experiments on a junction field effect transistor (JFET), type 2N5458, and then continues

More information

Phy 335, Unit 4 Transistors and transistor circuits (part one)

Phy 335, Unit 4 Transistors and transistor circuits (part one) Mini-lecture topics (multiple lectures): Phy 335, Unit 4 Transistors and transistor circuits (part one) p-n junctions re-visited How does a bipolar transistor works; analogy with a valve Basic circuit

More information

Three Terminal Devices

Three Terminal Devices Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering

More information

( ) = + ANSWERS TO EVEN NUMBERED CONCEPTUAL QUESTIONS

( ) = + ANSWERS TO EVEN NUMBERED CONCEPTUAL QUESTIONS Mirrors and Lenses 39 7. A concave mirror forms inverted, real images of real objects located outside the focal oint ( > f ), and uright, magnified, virtual images of real objects located inside the focal

More information

Fundamentos de Electrónica Lab Guide

Fundamentos de Electrónica Lab Guide Fundamentos de Electrónica Lab Guide Field Effect Transistor MOS-FET IST-2016/2017 2 nd Semester I-Introduction These are the objectives: a. n-type MOSFET characterization from the I(U) characteristics.

More information

Self-Driven Phase Shifted Full Bridge Converter for Telecom Applications

Self-Driven Phase Shifted Full Bridge Converter for Telecom Applications Self-Driven Phase Shifted Full Bridge Converter for Telecom Alications SEVILAY CETIN Technology Faculty Pamukkale University 7 Kinikli Denizli TURKEY scetin@au.edu.tr Abstract: - For medium ower alications,

More information

RECOMMENDATION ITU-R SF

RECOMMENDATION ITU-R SF Rec. ITU-R SF.1649-1 1 RECOMMENDATION ITU-R SF.1649-1 Guidance for determination of interference from earth stations on board vessels to stations in the fixed service when the earth station on board vessels

More information