EE382V: Embedded System Design and Modeling
|
|
- Vernon Barnett
- 6 years ago
- Views:
Transcription
1 EE382V: Embedded System Design and - Introduction Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu : Outline Introduction Embedded systems System-level design Course information Administration Topics Materials Policies Projects EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 2 (c) 2010 A. Gerstlauer 1
2 Embedded Systems Systems that are part of a larger system Application-specific Diverse application areas Tight constraints Real-time, performance, power, size Cost, time-to-market, reliability Ubiquitous Far bigger market than generalpurpose computing (PCs, servers) $46 billion in 04, >$90 billion by 2010, 14% annual growth 4 billion devices in 04 98% of processors sold [Turley02, embedded.com] EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 3 System Design is hard EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 4 (c) 2010 A. Gerstlauer 2
3 and getting harder Growing system complexities Increasing application demands Networked and distributed Cyber-physical integration Increasingly programmable & customizable Technological advances Multi-Processor System-On-Chip (MPSoC) 10, ,000 Logic transistors per chip (in millions) 1, IC capacity Productivity Gap 10, Productivity (K) Trans./Staff-Mo Source: SEMATECH; Courtesy of: T. Givargis, F. Vahid. Embedded System Design, Wiley EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 5 General-Purpose Computing Reaching physical limits of technology scaling Power/utilization/ walls and dark silicon Efficiency/optimality vs. flexibility/generality Opportunity and need for specialization Heterogeneous multi-core / Asynchronous CMP GP-GPUs EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 6 (c) 2010 A. Gerstlauer 3
4 Processor Implementation Options Source: T. Noll, RWTH Aachen, via R. Leupers, From ASIP to MPSoC, Computer Engineering Colloquium, TU Delft, 2006 EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 7 Multi-Processor System-on-Chip (MPSoC) System Memory Memory Controller CPU GPU Local RAM Frontside Bus DSP DSP RAM Hardware Accelerator Bridge DSP Bus Shared RAM Hardware Accelerator Video Front End Local Bus EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 8 (c) 2010 A. Gerstlauer 4
5 MPSoC Challenges Complexity High degree of parallelism at various levels High degree of design freedom Multiple optimization objectives design constraints Applications Programming Model? Heterogeneity Of components Processors, memories, busses Of design tasks Architecture, mapping, scheduling EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 9 Abstraction Levels Move to higher levels of abstraction [ITRS07, itrs.net] Electronic system-level (ESL) design Level Number of components System System level level 1E0 1E1 Algorithm RTL 1E2 1E3 1E4 Abstraction Accuracy Gate 1E5 1E6 Transistor 1E7 Source: R. Doemer, UC Irvine EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 10 (c) 2010 A. Gerstlauer 5
6 System-Level Design From specification Functionality, behavior Application algorithms Constraints To implementation Architecture Spatial and temporal order Components and connectivity Across hardware and software ARM MP3 Jpeg Requirements, constraints Proc Proc M1 stripe Proc Proc System Design DSP Enc Dec Proc HW Codebk MBUS Design automation at the system level and simulation Synthesis Verification Arbiter1 M1Ctrl BUS1 (AHB) IP Bridge DMA DCTBus DCT DCT TX BUS2 (DSP) I/O1 I/O2 I/O3 I/O4 SI BO BI SO Implementation (HW/SW synthesis) EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 11 A model: Abstraction of physical reality Mathematical formula, drawing/blueprint, data Core of any design process Specification Define (formally!) desired characteristics, golden reference Exploration Validate design choices Analysis and evaluation Static analysis Simulation/experiments Predict before the system is built Contract of what to build Detect problems early (and cheaply) Stimuli Model Simulator Results Correctness of model? Accuracy vs. simplicity EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 12 (c) 2010 A. Gerstlauer 6
7 System Specification Capture requirements (what) Functional Free of any implementation details (not how) Non-functional Quality metrics Performance constraints Natural language Ambiguous Incomplete Formal representation Models of computation Objects and compositions Concurrency and time Executable Analysis or simulation Application development Precise description of desired system behavior Complete and umabgious EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 13 System Architecture Processing elements (PEs) Processors General-purpose, programmable Digital signal processors (DSPs) Application-specific instruction set processor (ASIP) Custom hardware processors Intellectual property (IP) Memories Arbiter CPU P1 CPU Bus P2 HW P3 P4 C1, C2 Mem Bridge IP Bus C1, C2 P5 IP Communication elements (CEs) Transducers, bus bridges I/O peripherals Busses Communication media Parallel, master/slave protocols Serial and network media Application mapping Allocation Partitioning Scheduling EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 14 (c) 2010 A. Gerstlauer 7
8 System Implementation Hardware Microarchitecture Register-transfer level (RTL) CPU Software binaries Application object code Real-time operating system (RTOS) Hardware abstraction layer (HAL) Interfaces Pins and wires Arbiters, muxes, interrupt controllers (ICs), etc. Bus protocol state machines Specification for further manufacturing Logic synthesis Layout EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 15 System-Level Design Flow CPU Mem B1 B2 v1 Computation & Communication Arbiter Bridge C1 C2 HW Platform library IP System Synthesis Front-End B3 Application specification B4 System-Level Design Languages (SLDLs) Instruction-Set Simulator (ISS) Transaction-Level Models TLM n C/C++ code Software // Hardware Synthesis Back-End C-based RTL Software Object Code Hardware VHDL/Verilog EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 16 (c) 2010 A. Gerstlauer 8
9 System-On-Chip Environment (SCE) Specification Spec Design Decisions System Design (Specify-Explore-Refine) PE/CE/Bus Database Compile onto platform TLM n TLMn TLMi System models Arch n Archn TLMn RTL DB Hardware Synthesis Software Synthesis SW DB Synthesize target HW/SW HWn.v HWn.v HWn.v RTLn RTLn RTLn ISSn ISSn ISSn Implementation Model CPUn.bin CPUn.bin CPUn.bin Commercial derivative for for Japanese Aerospace Exploration Agency Impl Impl n Impln n EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 17 UT ECE Courses CPU Mem B1 B2 v1 Computation & Communication Arbiter Bridge HW IP Platform library EE382V: Embedded System Design & System Synthesis Front-End C1 B3 C2 Application specification B4 EE382N-4: Adv. Adv. System Architecture Instruction-Set Simulator (ISS) Software Object Code System-Level Design Languages (SLDLs) Transaction-Level Models TLM n C/C++ code Software // Hardware Synthesis Back-End EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 18 C-based RTL EE382V: System-on-Chip Design Design Hardware VHDL/Verilog (c) 2010 A. Gerstlauer 9
10 : Outline Introduction Embedded systems Abstraction levels, design flow System-level design Design tasks, challenges and tools Course information Administration Topics Materials Policies Projects EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 19 Class Administration Schedule Lectures: TTh 3:30-5pm, ENS109 Instructor Prof. Andreas Gerstlauer Office: ACE Office hours: W 2:00-4:00pm or after class Information Web page: Announcements, assignments, grades: Blackboard Questions, discussions: Blackboard EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 20 (c) 2010 A. Gerstlauer 10
11 Course Topics System-level design Methodologies, design flow, models System-level design languages (SLDL): SpecC, SystemC Functional modeling System specification and validation concepts Formal Models of Computation (MoC) Architecture modeling Computation and communication refinement Virtual platform prototyping, transaction-level modeling System synthesis Profiling, analysis and estimation tools Design space exploration algorithms Prerequisites Software: C/C++ (algorithms and data structures) Hardware: VHDL/Verilog (digital design) Embedded systems and embedded software EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 21 Textbooks (1) Main textbook D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner, Embedded System Design:, Synthesis, Verification, Springer, 2009 ( orange book ) Optional books A. Gerstlauer, R. Doemer, J. Peng, D. Gajski, System Design: A Practical Guide with SpecC, Kluwer, 2001 ( yellow book ) Practical, example-driven introduction using SpecC EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 22 (c) 2010 A. Gerstlauer 11
12 Textbooks (2) Optional books (cont d) T. Groetker, S. Liao, G. Martin, S. Swan, System Design with SystemC, Kluwer, 2002 ( black book") Reference for SystemC language and methodology F. Vahid, T. Givargis, Embedded System Design: A Unified Hardware/Software Introduction, Wiley, John & Sons, 2001 Background about embedded systems in general Additional reading material posted on class webpage EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 23 Policies Grading Homeworks: 15% Labs: 20% Midterm: 25% Project: 40% No late submissions! Academic dishonesty Homeworks Discuss questions and problems with others Turn in own, independent solution Labs and project Teams of up to 3 students One report and presentation EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 24 (c) 2010 A. Gerstlauer 12
13 Project Project goals Independent research or development project System design example/case study System design research problem Literature survey on system design research area Literature review, proposal, implementation Final report and presentation in publishable quality Project timeline Abstract: October 1 Proposal, literature survey: October 21 (tentative) Presentations: last week of classes (Nov. 30 & Dec 2) Report: finals week (Dec. 9) EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 25 Some Possible Projects Design projects (Embedded) system design example Specify, model, simulate, explore, synthesize using SCE Research projects Specification modeling Model-based design: LabView/Matlab/Powerpoint to chip» Translation of MoCs into SpecC/SystemC for synthesis Platform modeling Component modeling, e.g. bus TLM or ISS (QEMU) integration OS modeling (multi-core schedulers, OS-internal timing) Reliability modeling and simulation Assertion-based verification Synthesis (Statistical) power, performance, reliability estimation Machine learning for mapping (allocation, partitioning, scheduling) Hardware or software synthesis and optimization EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 26 (c) 2010 A. Gerstlauer 13
14 Successful Past Projects A. Pedram, C. Craven, T. Amimeur, Cache Effects at the Transaction Level, IESS 2009 (best paper runner-up) A. Banerjee, Transaction Level of Best Effort Channels for Networked Embedded Devices, IESS Exploration J. Lin, A. Srivatsa, Heterogeneous Multiprocessor Mapping for Real-Time Streaming Systems, EE382V: Embedded Sys Dsgn and, 2010 A. Gerstlauer 27 (c) 2010 A. Gerstlauer 14
EE382V: Embedded System Design and Modeling
EE382V: Embedded System Design and System-Level Design Tools Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu : Outline Overview System-level design
More informationEE382V-ICS: System-on-a-Chip (SoC) Design
EE38V-CS: System-on-a-Chip (SoC) Design Hardware Synthesis and Architectures Source: D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner, Embedded System Design: Modeling, Synthesis, Verification, Chapter 6:
More informationHardware-Software Co-Design Cosynthesis and Partitioning
Hardware-Software Co-Design Cosynthesis and Partitioning EE8205: Embedded Computer Systems http://www.ee.ryerson.ca/~courses/ee8205/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer
More informationComputer Aided Design of Electronics
Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems
More informationLecture 1: Introduction to Digital System Design & Co-Design
Design & Co-design of Embedded Systems Lecture 1: Introduction to Digital System Design & Co-Design Computer Engineering Dept. Sharif University of Technology Winter-Spring 2008 Mehdi Modarressi Topics
More informationSW simulation and Performance Analysis
SW simulation and Performance Analysis In Multi-Processing Embedded Systems Eugenio Villar University of Cantabria Context HW/SW Embedded Systems Design Flow HW/SW Simulation Performance Analysis Design
More informationLecture 30. Perspectives. Digital Integrated Circuits Perspectives
Lecture 30 Perspectives Administrivia Final on Friday December 15 8 am Location: 251 Hearst Gym Topics all what was covered in class. Precise reading information will be posted on the web-site Review Session
More informationDigital Systems Design
Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level
More informationDatorstödd Elektronikkonstruktion
Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80
More informationLecture Perspectives. Administrivia
Lecture 29-30 Perspectives Administrivia Final on Friday May 18 12:30-3:30 pm» Location: 251 Hearst Gym Topics all what was covered in class. Review Session Time and Location TBA Lab and hw scores to be
More informationLecture 1. Tinoosh Mohsenin
Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/
More informationA Framework for Fast Hardware-Software Co-simulation
A Framework for Fast Hardware-Software Co-simulation Andreas Hoffmann, Tim Kogel, Heinrich Meyr Integrated Signal Processing Systems (ISS), RWTH Aachen Templergraben 55, 52056 Aachen, Germany hoffmann[kogel,meyr]@iss.rwth-aachen.de
More informationStatement of Research Weiwei Chen
Statement of Research Weiwei Chen Embedded computer systems are ubiquitous and pervasive in our modern society with a wide application domain, such as automotive and avionic systems, electronic medical
More informationVLSI System Testing. Outline
ECE 538 VLSI System Testing Krish Chakrabarty System-on-Chip (SOC) Testing ECE 538 Krish Chakrabarty 1 Outline Motivation for modular testing of SOCs Wrapper design IEEE 1500 Standard Optimization Test
More informationCS 6135 VLSI Physical Design Automation Fall 2003
CS 6135 VLSI Physical Design Automation Fall 2003 1 Course Information Class time: R789 Location: EECS 224 Instructor: Ting-Chi Wang ( ) EECS 643, (03) 5742963 tcwang@cs.nthu.edu.tw Office hours: M56R5
More informationHardware-Software Codesign. 0. Organization
Hardware-Software Codesign 0. Organization Lothar Thiele 0-1 Overview Introduction and motivation Course synopsis Administrativa 0-2 What is HW-SW Codesign?... integrated design of systems that consist
More informationRECONFIGURABLE RADIO DESIGN AND VERIFICATION
RECONFIGURABLE RADIO DESIGN AND VERIFICATION September, 10, 2015 Vladimir Ivanov, LG Electronics Markus Mueck, Intel Corporation Seungwon Choi, Hanyang University DVCON 2015 Bangalore, India OUTLINE Reconfigurable
More informationPolicy-Based RTL Design
Policy-Based RTL Design Bhanu Kapoor and Bernard Murphy bkapoor@atrenta.com Atrenta, Inc., 2001 Gateway Pl. 440W San Jose, CA 95110 Abstract achieving the desired goals. We present a new methodology to
More informationEECS240 Spring Advanced Analog Integrated Circuits Lecture 1: Introduction. Elad Alon Dept. of EECS
EECS240 Spring 2009 Advanced Analog Integrated Circuits Lecture 1: Introduction Elad Alon Dept. of EECS Course Focus Focus is on analog design Typically: Specs circuit topology layout Will learn spec-driven
More informationSimulation Performance Optimization of Virtual Prototypes Sammidi Mounika, B S Renuka
Simulation Performance Optimization of Virtual Prototypes Sammidi Mounika, B S Renuka Abstract Virtual prototyping is becoming increasingly important to embedded software developers, engineers, managers
More informationTeaching Staff. EECS240 Spring Course Focus. Administrative. Course Goal. Lecture Notes. Elad s office hours
EECS240 Spring 2012 Advanced Analog Integrated Circuits Lecture 1: Introduction Teaching Staff Elad s office hours 519 Cory Hall Tues. and Thurs. 11am-12pm (right after class) GSI: Pierluigi Nuzzo Weekly
More informationLow Power VLSI Circuit Synthesis: Introduction and Course Outline
Low Power VLSI Circuit Synthesis: Introduction and Course Outline Ajit Pal Professor Department of Computer Science and Engineering Indian Institute of Technology Kharagpur INDIA -721302 Agenda Why Low
More informationEECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1
EECS150 - Digital Design Lecture 28 Course Wrap Up Dec. 5, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)
More informationProcessors Processing Processors. The meta-lecture
Simulators 5SIA0 Processors Processing Processors The meta-lecture Why Simulators? Your Friend Harm Why Simulators? Harm Loves Tractors Harm Why Simulators? The outside world Unfortunately for Harm you
More informationLecture 4&5 CMOS Circuits
Lecture 4&5 CMOS Circuits Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese566/ Worst-Case V OL 2 3 Outline Combinational Logic (Delay Analysis) Sequential Circuits
More informationOutline Simulators and such. What defines a simulator? What about emulation?
Outline Simulators and such Mats Brorsson & Mladen Nikitovic ICT Dept of Electronic, Computer and Software Systems (ECS) What defines a simulator? Why are simulators needed? Classifications Case studies
More informationEDA for IC System Design, Verification, and Testing
EDA for IC System Design, Verification, and Testing Edited by Louis Scheffer Cadence Design Systems San Jose, California, U.S.A. Luciano Lavagno Cadence Berkeley Laboratories Berkeley, California, U.S.A.
More informationSéminaire Supélec/SCEE
Séminaire Supélec/SCEE Models driven co-design methodology for SDR systems LECOMTE Stéphane Directeur de thèse PALICOT Jacques Co-directeur LERAY Pierre Encadrant industriel GUILLOUARD Samuel Outline Context
More informationDisseny físic. Disseny en Standard Cells. Enric Pastor Rosa M. Badia Ramon Canal DM Tardor DM, Tardor
Disseny físic Disseny en Standard Cells Enric Pastor Rosa M. Badia Ramon Canal DM Tardor 2005 DM, Tardor 2005 1 Design domains (Gajski) Structural Processor, memory ALU, registers Cell Device, gate Transistor
More informationFunctional safety for semiconductor IP
Functional safety for semiconductor IP Lauri Ora Functional Safety Manager, CPU Group NMI ISO 26262 Practitioner s Workshop January 20 th, 2016, Nuneaton Intellectual property supplier s point of view
More informationHybrid System Level Power Consumption Estimation for FPGA-Based MPSoC
Hybrid System Level Power Consumption Estimation for FPGA-Based MPSoC Santhosh Kumar RETHINAGIRI, Rabie BEN ATITALLAH, Smail NIAR, Eric SENN, and Jean-Luc DEKEYSER INRIA Lille Nord Europe, Université de
More informationChapter 1 Introduction
Chapter 1 Introduction 1.1 Introduction There are many possible facts because of which the power efficiency is becoming important consideration. The most portable systems used in recent era, which are
More informationHardware/Software Codesign - introducing an interdisciplinary course
Hardware/Software Codesign - introducing an interdisciplinary course Micaela Serra and William B. Gardner Dept. of Computer Science Univ. of Victoria, Victoria, B.C. Canada mserra@csr.uvic.ca WCCCE Conference
More informationFormal Hardware Verification: Theory Meets Practice
Formal Hardware Verification: Theory Meets Practice Dr. Carl Seger Senior Principal Engineer Tools, Flows and Method Group Server Division Intel Corp. June 24, 2015 1 Quiz 1 Small Numbers Order the following
More informationECE 396 Senior Design I
ECE 396 Senior Design I Spring 2012 Semester Lecture 1 Introduction to Senior Design Instructor: Dr. Vahe Caliskan vahe@uic.edu http://www.uic.edu/~vahe This course teaches: Engineering design Project
More informationEECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder
EECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder Week Day Date Lec No. Lecture Topic Textbook Sec Course-pack HW (Due Date) Lab (Start Date) 1 W 7-Sep 1 Course Overview, Number
More informationDesign and Implementation of Signal Processing Systems: An Introduction
Design and Implementation of Signal Processing Systems: An Introduction Yu Hen Hu (c) 1997-2013 by Yu Hen Hu 1 Outline Course Objectives and Outline, Conduct What is signal processing? Implementation Options
More informationThis list supersedes the one published in the November 2002 issue of CR.
PERIODICALS RECEIVED This is the current list of periodicals received for review in Reviews. International standard serial numbers (ISSNs) are provided to facilitate obtaining copies of articles or subscriptions.
More informationPure Versus Applied Informatics
Pure Versus Applied Informatics A. J. Cowling Department of Computer Science University of Sheffield Structure of Presentation Introduction The structure of mathematics as a discipline. Analysing Pure
More informationIntroduction to Electronic Design Automation
Introduction to Electronic Design Automation Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Spring 2014 1 Design Automation? 2 Course Info (1/4) Instructor Jie-Hong
More informationIntroduction to co-simulation. What is HW-SW co-simulation?
Introduction to co-simulation CPSC489-501 Hardware-Software Codesign of Embedded Systems Mahapatra-TexasA&M-Fall 00 1 What is HW-SW co-simulation? A basic definition: Manipulating simulated hardware with
More informationSingle Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
IEEE ICET 26 2 nd International Conference on Emerging Technologies Peshawar, Pakistan 3-4 November 26 Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
More informationEECS 473. Review etc.
EECS 473 Review etc. Nice job folks Projects went well. Last groups demoed on Sunday. Due date issues Assignment 2 and the Final Report are both due today. There was some communication issues with due
More informationPanel: Future SoC Verification Methodology: UVM Evolution or Revolution?
Panel: Future SoC Verification Methodology: UVM Evolution or Revolution? Rolf Drechsler University of Bremen/DFKI Germany drechsle@informatik.uni-bremen.de Christophe Chevallaz STMicroelectronics Grenoble,
More informationMEDEA+ and Embedded Systems
MEDEA+ and Embedded Systems ARTEMIS Annual Conference 2005 Paris Σ! 2365 Jürgen Deutrich Vice Chaiman of the Board MEDEA+ Applications ARTEMIS ANNUAL CONFERENCE 2005 1. About MEDEA+ 2. MEDEA+ Projects
More informationASIC Computer-Aided Design Flow ELEC 5250/6250
ASIC Computer-Aided Design Flow ELEC 5250/6250 ASIC Design Flow ASIC Design Flow DFT/BIST & ATPG Synthesis Behavioral Model VHDL/Verilog Gate-Level Netlist Verify Function Verify Function Front-End Design
More informationWho am I? EECS240 Spring Administrative. Teaching Staff. References. Lecture Notes. Advanced Analog Integrated Circuits Lecture 1: Introduction
Who am I? EECS240 Spring 2013 Advanced Analog Integrated Circuits Lecture 1: Introduction Lingkai Kong Ph.D. in EECS, UC Berkeley, Dec. 2012. Currently a post-doc at BWRC Thesis: 60GHz Energy-Efficient
More informationPLATEFORME SYSTEMES EMBARQUES
PLATEFORME SYSTEMES EMBARQUES contact.dacle@cea.fr www.cea.fr & & CEA. All rights reserved DACLE Division 2013 2 V1,0» 16 000 employees» 10 research centers» 4 regional extensions» Budget of 4.3 billion»
More informationAcademic Course Description. VL2004 CMOS Analog VLSI Second Semester, (Even semester)
Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering VL2004 CMOS Analog VLSI Second Semester, 2013-14 (Even semester)
More informationElectrical Engineering 40 Introduction to Microelectronic Circuits
Electrical Engineering 40 Introduction to Microelectronic Circuits Instructor: Prof. Andy Neureuther EECS Department University of California, Berkeley Lecture 1, Slide 1 Introduction Instructor: Prof.
More informationIntroduction. Reading: Chapter 1. Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi.
Introduction Reading: Chapter 1 Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Why study logic design? Obvious reasons
More informationScheduling and Communication Synthesis for Distributed Real-Time Systems
Scheduling and Communication Synthesis for Distributed Real-Time Systems Department of Computer and Information Science Linköpings universitet 1 of 30 Outline Motivation System Model and Architecture Scheduling
More informationCourse Outcome of M.Tech (VLSI Design)
Course Outcome of M.Tech (VLSI Design) PVL108: Device Physics and Technology The students are able to: 1. Understand the basic physics of semiconductor devices and the basics theory of PN junction. 2.
More informationRAPID CONTROL PROTOTYPING FOR ELECTRIC DRIVES
RAPID CONTROL PROTOTYPING FOR ELECTRIC DRIVES Lukáš Pohl Doctoral Degree Programme (2), FEEC BUT E-mail: xpohll01@stud.feec.vutbr.cz Supervised by: Petr Blaha E-mail: blahap@feec.vutbr.cz Abstract: This
More informationAdvanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012
Advanced FPGA Design Tinoosh Mohsenin CMPE 491/691 Spring 2012 Today Administrative items Syllabus and course overview Digital signal processing overview 2 Course Communication Email Urgent announcements
More informationEMBEDDED SYSTEM DESIGN
EMBEDDED SYSTEM DESIGN Embedded System Design by PETER MARWEDEL University of Dortmund, Germany A C.I.P. Catalogue record for this book is available from the Library of Congress. ISBN-10 0-387-29237-3
More informationADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION
98 Chapter-5 ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION 99 CHAPTER-5 Chapter 5: ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION S.No Name of the Sub-Title Page
More informationCSE502: Computer Architecture Welcome to CSE 502
Welcome to CSE 502 Introduction & Review Today s Lecture Course Overview Course Topics Grading Logistics Academic Integrity Policy Homework Quiz Key basic concepts for Computer Architecture Course Overview
More informationFree Digital Design Frank Vahid 2nd Edition
FREE DIGITAL DESIGN FRANK VAHID 2ND EDITION PDF - Are you looking for free digital design frank vahid 2nd edition Books? Now, you will be happy that at this time free digital design frank vahid 2nd edition
More informationOn-chip Networks in Multi-core era
Friday, October 12th, 2012 On-chip Networks in Multi-core era Davide Zoni PhD Student email: zoni@elet.polimi.it webpage: home.dei.polimi.it/zoni Outline 2 Introduction Technology trends and challenges
More informationTHE ASSERT SET OF TOOLS FOR ENGINEERING (TASTE): DEMONSTRATOR, HW/SW CODESIGN, AND FUTURE
THE ASSERT SET OF TOOLS FOR ENGINEERING (TASTE): DEMONSTRATOR, HW/SW CODESIGN, AND FUTURE Marc Pollina (1), Yann Leclerc (1), Eric Conquet (2), Maxime Perrotin (2), Guy Bois (3), Laurent Moss (3) (1) M3Systems,
More informationREVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND.
December 3-6, 2018 Santa Clara Convention Center CA, USA REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND. https://tmt.knect365.com/risc-v-summit @risc_v ACCELERATING INFERENCING ON THE EDGE WITH RISC-V
More informationComputer engineering - Wikipedia, the free encyclopedia
Computer engineering - Wikipedia, the free encyclopedia http://en.wikipedia.org/wiki/computer_engineering 1 of 3 5/27/2009 2:27 PM Computer engineering From Wikipedia, the free encyclopedia Computer Engineering
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationAn architecture for Scalable Concurrent Embedded Software" No more communication in your program, the key to multi-core and distributed programming.
An architecture for Scalable Concurrent Embedded Software" No more communication in your program, the key to multi-core and distributed programming. Eric.Verhulst@altreonic.com www.altreonic.com 1 Content
More informationOverview. 1 Trends in Microprocessor Architecture. Computer architecture. Computer architecture
Overview 1 Trends in Microprocessor Architecture R05 Robert Mullins Computer architecture Scaling performance and CMOS Where have performance gains come from? Modern superscalar processors The limits of
More informationEECS 579 Fall What is Testing?
EECS 579 Fall 2001 Recap Text (new): Essentials of Electronic Testing by M. Bushnell & V. Agrawal, Kluwer, Boston, 2000. Class Home Page: http://www.eecs.umich.edu/courses/eecs579 Lecture notes and other
More informationCSCI-564 Advanced Computer Architecture
CSCI-564 Advanced Computer Architecture Lecture 1: Introduction Bo Wu Colorado School of Mines Disclaimer: most of the slides in this course are adapted from four top-notch computer architecture researchers:
More informationIntroduction to Real-Time Systems
Introduction to Real-Time Systems Real-Time Systems, Lecture 1 Martina Maggio and Karl-Erik Årzén 16 January 2018 Lund University, Department of Automatic Control Content [Real-Time Control System: Chapter
More informationEECS 473. Review etc.
EECS 473 Review etc. Nice job folks Projects went well. Was nervous until the last minute, but things came out well. Same thing in 470 btw. Still have a demo to do due to snow delay, but otherwise all
More informationDIGITAL INTEGRATED CIRCUITS FALL 2003 ANALYSIS AND DESIGN OF DIGITAL INTEGRATED CIRCUITS (18-322) COURSE SYLLABUS
ANALYSIS AND DESIGN OF DIGITAL INTEGRATED CIRCUITS (18-322) COURSE SYLLABUS Prof. Herman Schmit HH 2108; x 86470 herman@ece.cmu.edu Prof. Andrzej J. Strojwas HH 2106; X 83530 ajs@ece.cmu.edu 1 I. PURPOSE
More informationFall 2017 Project Proposal
Fall 2017 Project Proposal (Henry Thai Hoa Nguyen) Big Picture The goal of my research is to enable design automation in the field of radio frequency (RF) integrated communication circuits and systems.
More informationELCN100 Electronic Lab. Instruments and Measurements Spring Lecture 01: Introduction
ELCN100 Electronic Lab. Instruments and Measurements Spring 2018 Lecture 01: Introduction Dr. Hassan Mostafa حسن مصطفى د. hmostafa@uwaterloo.ca LAB 1 Cairo University Course Outline Course objectives To
More informationMulti-core Platforms for
20 JUNE 2011 Multi-core Platforms for Immersive-Audio Applications Course: Advanced Computer Architectures Teacher: Prof. Cristina Silvano Student: Silvio La Blasca 771338 Introduction on Immersive-Audio
More informationCSE 435: Software Engineering
CSE 435: Software Engineering Dr. James Daly 3501 Engineering Building Office: 3501 EB, by appointment dalyjame at msu dot edu TAs: Vincent Ragusa and Mohammad Roohitavaf Helproom Tuesday: 2-4 pm, Wednesday
More informationMAPS Project. Weihua Sheng, Jianjiang Ceng, Jeronimo Castrillon, Anastasia Stulova, Stefan Schürmans, Rainer Leupers
MAPS Project Weihua Sheng, Jianjiang Ceng, Jeronimo Castrillon, Anastasia Stulova, Stefan Schürmans, Rainer Leupers Software for Systems on Silicon RWTH Aachen University Mapping of Applications to MPSoCs
More informationDistributed spectrum sensing in unlicensed bands using the VESNA platform. Student: Zoltan Padrah Mentor: doc. dr. Mihael Mohorčič
Distributed spectrum sensing in unlicensed bands using the VESNA platform Student: Zoltan Padrah Mentor: doc. dr. Mihael Mohorčič Agenda Motivation Theoretical aspects Practical aspects Stand-alone spectrum
More informationHomework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!
EE141 Fall 2005 Lecture 26 Memory (Cont.) Perspectives Administrative Stuff Homework 10 posted just for practice No need to turn in Office hours next week, schedule TBD. HKN review today. Your feedback
More informationON CHIP COMMUNICATION ARCHITECTURE POWER ESTIMATION IN HIGH FREQUENCY HIGH POWER MODEL
ON CHIP COMMUNICATION ARCHITECTURE POWER ESTIMATION IN HIGH FREQUENCY HIGH POWER MODEL Khalid B. Suliman 1, Rashid A. Saeed and Raed A. Alsaqour 3 1 Department of Electrical and Electronic Engineering,
More informationDESIGN TECHNOLOGY FOR THE TRILLION-DEVICE FUTURE
DESIGN TECHNOLOGY FOR THE TRILLION-DEVICE FUTURE Alberto Sangiovanni-Vincentelli The Edgar L. and Harold H. Buttner Chair of EECS, University of California at Berkeley The Emerging IT Scene! The Cloud!
More informationLow-Power CMOS VLSI Design
Low-Power CMOS VLSI Design ( 范倫達 ), Ph. D. Department of Computer Science, National Chiao Tung University, Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.tw/~ldvan/ Outline Introduction
More informationReal-Time Testing Made Easy with Simulink Real-Time
Real-Time Testing Made Easy with Simulink Real-Time Andreas Uschold Application Engineer MathWorks Martin Rosser Technical Sales Engineer Speedgoat 2015 The MathWorks, Inc. 1 Model-Based Design Continuous
More informationEECS 427 Lecture 21: Design for Test (DFT) Reminders
EECS 427 Lecture 21: Design for Test (DFT) Readings: Insert H.3, CBF Ch 25 EECS 427 F09 Lecture 21 1 Reminders One more deadline Finish your project by Dec. 14 Schematic, layout, simulations, and final
More informationThe challenges of low power design Karen Yorav
The challenges of low power design Karen Yorav The challenges of low power design What this tutorial is NOT about: Electrical engineering CMOS technology but also not Hand waving nonsense about trends
More informationAES - Automotive Embedded Systems
Coordinating unit: Teaching unit: Academic year: Degree: ECTS credits: 2017 230 - ETSETB - Barcelona School of Telecommunications Engineering 744 - ENTEL - Department of Network Engineering MASTER'S DEGREE
More informationFOR SEMICONDUCTORS 2005 EDITION DESIGN
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2005 EDITION DESIGN THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING
More informationArchitecture ISCA 16 Luis Ceze, Tom Wenisch
Architecture 2030 @ ISCA 16 Luis Ceze, Tom Wenisch Mark Hill (CCC liaison, mentor) LIVE! Neha Agarwal, Amrita Mazumdar, Aasheesh Kolli (Student volunteers) Context Many fantastic community formation/visioning
More informationEE 280 Introduction to Digital Logic Design
EE 280 Introduction to Digital Logic Design Lecture 1. Introduction EE280 Lecture 1 1-1 Instructors: EE 280 Introduction to Digital Logic Design Dr. Lukasz Kurgan (section A1) office: ECERF 6 th floor,
More informationECE 124 Digital Circuits and Systems Winter 2011 Introduction Calendar Description:
ECE 124 Digital Circuits and Systems Winter 2011 Introduction Calendar Description: Number systems. Switching algebra. Hardware description languages. Simplification of Boolean functions. Combinational
More informationSoftware-Centric and Interaction-Oriented System-on-Chip Verification
THE UNIVERSITY OF ADELAIDE Software-Centric and Interaction-Oriented System-on-Chip Verification by Xiao Xi Xu B.E. (Automatic Control) Shanghai Jiao Tong University, China, 1996 A thesis submitted for
More informationECE 521. Design Flow. Fall 2016 Simulation. Design Verification. Why Solve Equations on a Computer?
Design Flow Comparison with specs Redesign Concept Implementation Design Specifications Circuit Schematic ECE 521 Layout SPICE etc. Physical definition Fall 2016 Physical verification Parasitic Extraction
More information(VE2: Verilog HDL) Software Development & Education Center
Software Development & Education Center (VE2: Verilog HDL) VLSI Designing & Integration Introduction VLSI: With the hardware market booming with the rise demand in chip driven products in consumer electronics,
More informationFigures from Embedded System Design: A Unified Hardware/Software Introduction, Frank Vahid and Tony Givargis, New York, John Wiley, 2002
Figures from Embedded System Design: A Unified Hardware/Software Introduction, Frank Vahid and Tony Givargis, New York, John Wiley, 2002 Data processing flow to implement basic JPEG coding in a simple
More informationLow Power Design Methods: Design Flows and Kits
JOINT ADVANCED STUDENT SCHOOL 2011, Moscow Low Power Design Methods: Design Flows and Kits Reported by Shushanik Karapetyan Synopsys Armenia Educational Department State Engineering University of Armenia
More informationTutorial: Using the UML profile for MARTE to MPSoC co-design dedicated to signal processing
Tutorial: Using the UML profile for MARTE to MPSoC co-design dedicated to signal processing Imran Rafiq Quadri, Abdoulaye Gamatié, Jean-Luc Dekeyser To cite this version: Imran Rafiq Quadri, Abdoulaye
More informationJournal of Engineering Science and Technology Review 9 (5) (2016) Research Article. L. Pyrgas, A. Kalantzopoulos* and E. Zigouris.
Jestr Journal of Engineering Science and Technology Review 9 (5) (2016) 51-55 Research Article Design and Implementation of an Open Image Processing System based on NIOS II and Altera DE2-70 Board L. Pyrgas,
More informationOn Current Strategies for Hardware Acceleration of Digital Image Restoration Filters
On Current Strategies for Hardware Acceleration of Digital Image Restoration Filters ERIC GRANGER Laboratoire d imagerie, de vision et d intelligence artificielle Dépt. de génie de la production automatisée
More informationFUNCTIONAL VERIFICATION: APPROACHES AND CHALLENGES
FUNCTIONAL VERIFICATION: APPROACHES AND CHALLENGES A. MOLINA and O. CADENAS Computer Architecture Department, Universitat Politècnica de Catalunya, Barcelona, Spain amolina@ac.upc.edu School of System
More informationTriscend E5 Support. Configurable System-on-Chip (CSoC) Triscend Development Tools Update TM
www.keil.com Triscend Development Tools Update TM Triscend E5 Support The Triscend E5 family of Configurable System-on-Chip (CSoC) devices is based on a performance accelerated 8-bit 8051 microcontroller.
More information- Software Engineer con Laurea Magistrale in Informatica, Telecomunicazioni o Elettronica
Elettronica spa cerca: - Software Engineer con Laurea Magistrale in Informatica, Telecomunicazioni o Elettronica - Machine Learning Engineer con Laurea Magistrale in Informatica, Elettronica o Telecomunicazioni
More information