EE247 Lecture 6. Summary Lecture 5
|
|
- Tabitha Mills
- 5 years ago
- Views:
Transcription
1 EE247 Lecture 6 ontinuoustime filters (continued) Opamp MOSFET filters Opamp MOSFETR filters filters Frequency tuning for continuoustime filters Trimming via fuses or laser Automatic onchip filter tuning ontinuous tuning Masterslave tuning Periodic offline tuning Systems where filter is followed by AD & DSP, existing hardware can be used to periodically update filter freq. response EES 247 Lecture 6: Filters 200 H.K. Page Summary Lecture 5 ontinuoustime filters Effect of integrator nonidealities on integrated continuoustime filter behavior Effect of integrator finite D gain & nondominant poles on filter frequency response Integrator nonlinearities affecting filter maximum signal handling capability (harmonic distortion and intermodulation distortion) Effect of integrator component variations and mismatch on filter response & need for frequency tuning Frequency tuning for continuoustime filters Frequency adjustment by making provisions to have variable R or Various integrator topologies used in filters Opamp MOSFET filters (to be continued) EES 247 Lecture 6: Filters 200 H.K. Page 2
2 Integrator Implementation OpampR & OpampMOSFET & OpampMOSFETR R Vtune Vtune R OpampR OpampMOSFET OpampMOSFETR Vo o where o s Req EES 247 Lecture 6: Filters 200 H.K. Page 3 Use of MOSFETs as Variable Resistors R OpampR R replaced by MOSFET Operating in triode mode ontinuously variable resistor: Vtune OpampMOSFET I D Triode region V GS MOSFET IV characteristic: Nonlinear R V DS EES 247 Lecture 5: IntegratorBased Filters 2009 H.K. Page 4
3 Opamp MOSFET Integrator SingleEnded Integrator W 2 V ID ox ds Vgs V L th Vds 2 W 2 V i I ox Vgs V D th V L i 2 ID W G ox Vgs Vth Vi Vi L By varying VG effective admittance is tuned Tunable integrator time constant VG I D Tunable by varying VG: Problem: Singleended MOSFET Integrator Effective R nonlinear Note that the nonlinearity is mainly 2 nd order type EES 247 Lecture 5: IntegratorBased Filters 2009 H.K. Page 5 Use of MOSFETs as Resistors Differential Integrator W V ds ID ox Vgs Vth V L ds 2 W Vi V I i D ox Vgs V L th 4 2 W Vi V I i D2 ox Vgs V L th 4 2 W I D I D2 ox V gs V th V L i ID ID2 W G ox Vgs Vth Vi L Vi/2 Vi/2 I D I D2 M2 VG M ut Nonlinear term is of even order & cancelled! Admittance independent of Vi OpampMOSFET Problem: Threshold voltage dependence EES 247 Lecture 5: IntegratorBased Filters 2009 H.K. Page 6
4 Use of MOSFET as Resistor Issues MOS xtor operating in triode region ross section view Distributed channel resistance & gate capacitance Distributed nature of gate capacitance & channel resistance results in infinite no. of highfrequency poles: Excess the unitygain frequency of the integrator Enhanced integrator Q Enhanced filter Q, Peaking in the filter passband EES 247 Lecture 5: IntegratorBased Filters 2009 H.K. Page 7 Use of MOSFET as Resistor Issues MOS xtor operating in triode region ross section view Distributed channel resistance & gate capacitance Tradeoffs affecting the choice of device channel length: Filter performance mandates wellmatched MOSFETs long channel devices desirable Excess phase increases with L 2 Q enhancement and potential for oscillation! Tradeoff between device matching and integrator Q This type of filter limited to low frequencies EES 247 Lecture 5: IntegratorBased Filters 2009 H.K. Page 8
5 Suitable for low frequency applications Issues with linearity Linearity achieved ~40 50dB Needs tuning Example: Opamp MOSFET Filter ontinuously tunable 5 th Order Elliptic MOSFET LPF with 4kHz Bandwidth Ref: Y. Tsividis, M.Banu, and J. Khoury, ontinuoustime MOSFET Filters in VLSI, IEEE Journal of Solid State ircuits Vol. S2, No. Feb. 986, pp. 530 EES 247 Lecture 5: IntegratorBased Filters 2009 H.K. Page 9 Improved MOSFET Integrator W V ds ID ox Vgs Vth V L ds 2 W V V I i i D ox Vgs V L th 4 2 W Vi V I i D3 ox Vgs3 Vth Vi/2 L 4 2 I X ID ID3 W Vi V i ox Vgs V L gs3 2 2 W Vi V I i Vi/2 X 2 ox Vgs3 V L gs 2 2 W I X I X 2 ox V gs V gs3 V L i IX IX 2 G W ox V gs V gs3 Vi L No threshold voltage dependence V G V G3 M I D I D2 M2 I X M3 M4 I X2 M,2,3,4 equal W/L ut Linearity achieved in the order of 5070dB Ref: Z. zarnul, Modification of the BanuTsividis ontinuoustime Integrator Structure, IEEE Transactions on ircuits and Systems, Vol. AS33, No. 7, pp. 7476, July 986. EES 247 Lecture 5: IntegratorBased Filters 2009 H.K. Page 0
6 RMOSFET Integrator V G V G2 Vi/2 Vi/2 R R M2 M M4 M3 ut Improvement over MOSFET by adding resistor in series with MOSFET Voltage drop primarily across fixed resistor small MOSFET Vds improved linearity & reduced tuning range Generally low frequency & low Q applications Ref: UK Moon, and BS Song, Design of a LowDistortion 22kHz Fifth Order Bessel Filter, IEEE Journal of Solid State ircuits, Vol. 28, No. 2, pp , Dec EES 247 Lecture 5: IntegratorBased Filters 2009 H.K. Page RMOSFET Lossy Integrator R2 Vi/2 Vi/2 R2 R V G M M2 M4 V G2 M3 ut Negative feedback around the nonlinear MOSFETs improves linearity but compromises frequency response accuracy Ref: UK Moon, and BS Song, Design of a LowDistortion 22kHz Fifth Order Bessel Filter, IEEE Journal of Solid State ircuits, Vol. 28, No. 2, pp , Dec EES 247 Lecture 5: IntegratorBased Filters 2009 H.K. Page 2 R2
7 Example: Opamp MOSFETR Filter 5 th Order Bessel MOSFETR LPF 22kHz bandwidth THD 90dB for 4Vpp, 2kHz input signal Suitable for low frequency, low Q applications Significant improvement in linearity compared to MOSFET Needs tuning Ref: UK Moon, and BS Song, Design of a LowDistortion 22kHz Fifth Order Bessel Filter, IEEE Journal of Solid State ircuits, Vol. 28, No. 2, pp , Dec EES 247 Lecture 5: IntegratorBased Filters 2009 H.K. Page 3 Operational Amplifiers (Opamps) versus Operational Transconductance Amplifiers (OTA) Opamp Voltage controlled voltage source OTA Voltage controlled current source Output in the form of voltage Low output impedance an drive Rloads Good for R filters, OK for S filters Extra buffer adds complexity, power dissipation Output in the form of current High output impedance In the context of filter design called gmcells annot drive Rloads Good for S & gm filters Typically, less complex compared to opamp higher freq. potential Typically lower power EES 247 Lecture 5: IntegratorBased Filters 2009 H.K. Page 4
8 Integrator Implementation Transconductance & OpampTransconductance Intg. OTA Intg. Vo o where o s EES 247 Lecture 5: IntegratorBased Filters 2009 H.K. Page 5 Filters Simplest Form of MOS Integrator Use small signal model to derive transfer function: Vo gm int gs Vo g m int gs Vo o s g m o int gs Issue: Design is parasitic sensitive intg Intg. gmgv m in intg Small signal model EES 247 Lecture 6: Filters 200 H.K. Page 6
9 Filters Simplest Form of MOS Integrator Transconductance element formed by the sourcecoupled pair M & M2 All MOSFETs operating in saturation region urrent in M& M2 can be varied by changing V control Find transfer function by drawing ac smallsignal half circuit int g M M2 M0 V control Ref: H. Khorramabadi and P.R. Gray, High Frequency MOS continuoustime filters, IEEE Journal of SolidState ircuits, Vol.S9, No. 6, pp , Dec EES 247 Lecture 6: Filters 200 H.K. Page 7 Simplest Form of MOS Integrator A Half ircuit int g int g M M2 M0V V control control 2 2 int g int g M M2 M0 V control 2 intg M A half circuit EES 247 Lecture 6: Filters 200 H.K. Page 8
10 Filters Simplest Form of MOS Integrator Use ac half circuit & small signal model to derive transfer function: M,2 Vo gm 2int gs M,2 Vo g m 2int gs Vo o s M,2 gm o 2 int g GS M gm 2 intg A half circuit Small signal model 2 intg EES 247 Lecture 6: Filters 200 H.K. Page 9 Filters Simplest Form of MOS Integrator MOSFET in saturation region: W 2 I ox d Vgs Vth 2 L is given by: M &M 2 Id W gm ox Vgs Vth Vgs L I 2 d V gs V th / 2 W 2 ox I 2 L d Id varied via Vcontrol gm tunable via Vcontrol M int g M2 M0 V control EES 247 Lecture 6: Filters 200 H.K. Page 20
11 Filters 2 nd Order Filter Use the cell to build a 2 nd order bandpass filter M int g M2 M0 V control EES 247 Lecture 6: Filters 200 H.K. Page 2 2 nd Order Bandpass Filter Iin V R R V L L V I I R L I V ' V * R R V 2 * sr ' V 3 * R sl * * R 2 L R * R R s s 2 EES 247 Lecture 6: Filters 200 H.K. Page 22
12 2nd Order IntegratorBased Bandpass Filter VBP 2s V in 2 2 s 2 s * * R 2 L R * R R 0 2 Q 2 L Q V BP s s From matching point of view desirable : 2 Q R 0 * R EES 247 Lecture 6: Filters 200 H.K. Page 23 2nd Order IntegratorBased Bandpass Filter V BP First implement this part With transfer function: Q s s V0 s 0 Q EES 247 Lecture 6: Filters 200 H.K. Page 24
13 Terminated Integrator int g M3 M M0 M4 M2 M V control M M3 A half circuit 2intg EES 247 Lecture 6: Filters 200 H.K. Page 25 Terminated Integrator M M3 2intg GS M gm M3 g m 2 intg A half circuit Small signal model Vo V M3 in 2int g g s m M M gm gm V0 ompare to: s 0 Q EES 247 Lecture 6: Filters 200 H.K. Page 26
14 Terminated Integrator Q V BP s s GS M gm M3 g m 2 intg V0 s 0 Q Small signal model Vo V M3 in s 2int g g m M M gm gm M M gm g m 0 & Q 2 M3 int g gm Question: How to define Q accurately? EES 247 Lecture 6: Filters 200 H.K. Page 27 Terminated Integrator / 2 M WM M gm 2 ox I d 2 LM / 2 M 3 WM3 M 3 gm 2 ox I d 2 LM3 Let us assume equal channel lengths for M, M3 then: M / 2 M g m I d W M M 3 M 3 g W m I d M3 int g M3 M4 M M2 M M0 VVcontrol EES 247 Lecture 6: Filters 200 H.K. Page 28
15 Terminated Integrator Note that: M M 0 I d I d M 3 M I d I d Assuming equal channel lengths for M0, M: int g M 0 I d W M 0 M I d WM / 2 M 0 M M M 3 g M mm3 W W g m W W M3 M M0 M4 M2 M VVcontrol EES 247 Lecture 6: Filters 200 H.K. Page 29 2nd Order Filter Simple design Tunable, f center tuned via a single control signal (V control ) Q function of device ratios: g Q g M,2 m M 3,4 m 2 V control EES 247 Lecture 6: Filters 200 H.K. Page 30
16 ontinuoustime Filter Frequency Tuning Techniques omponent trimming Automatic onchip filter tuning ontinuous tuning Masterslave tuning Periodic offline tuning Systems where filter is followed by AD & DSP, existing hardware can be used to periodically update filter freq. response EES 247 Lecture 6: Filters 200 H.K. Page 3 Example: Tunable OpampR Filter Post manufacturing: Usually at wafersort tuning performed D2 D D0 Measure 3dB frequency If frequency too high decrement D to D If frequency too low increment D to D If frequency within 0% of the desired corner freq. stop R R2 R3 R4 R R2 R3 R4 Not practical to require enduser to tune the filter Need to fix the adjustment at the factory EES 247 Lecture 6: Filters 200 H.K. Page 32
17 Factory Trimming Factory component trimming Build fuses onchip Based on wafersort blow fuses selectively by applying high current to the fuse Expensive Fuse regrowth problems! Does not account for temp. variations & aging Laser trimming Trim components or cut fuses by laser Even more expensive Does not account for temp. variations & aging V DD Fuse To switch D Fuse not blown D= Fuse blown D=0 EES 247 Lecture 6: Filters 200 H.K. Page 33 Example:Tunable/Trimmable OpampR Filter D2 D D0 Rnom 7.2K K K K D0 Fuse D Fuse D2 R R2 R3 R4 Fuse R R2 R3 R4 EES 247 Lecture 6: Filters 200 H.K. Page 34
18 Automatic Frequency Tuning By adding additional circuitry to the main filter circuit Have the filter critical frequency automatically tuned Expensive trimming avoided Accounts for critical frequency variations due to temperature, supply voltage, and effect of aging Additional hardware, increased Si area & power dissipation & reference signal feedthru EES 247 Lecture 6: Filters 200 H.K. Page 35 MasterSlave Automatic Frequency Tuning Following facts used in this scheme: Use a replica of the main filter or its main building block in the tuning circuitry The replica is called the master and the main filter is named the slave Place the replica in close proximity of the main filter to ensure good matching between master & slave Use the tuning signal generated to tune the replica, to also tune the main filter In the literature, this scheme is called masterslave tuning! EES 247 Lecture 6: Filters 200 H.K. Page 36
19 MasterSlave Frequency Tuning Reference Filter (VF) Use a biquad built with replica of main filter integrator for master filter (VF) Utilize the fact the frequency f o, the lowpass (or highpass) outputs signal should be 90 degree out of phase wrt to input VLP o jq 90 2 s s 2 o Qo o Apply a sinusoid at the desired f o desired ompare the phase of LP output versus input Based on the phase difference: Increase or decrease filter critical freq. o Q s V HP V BP o s V LP EES 247 Lecture 6: Filters 200 H.K. Page 37 MasterSlave Frequency Tuning Reference Filter (VF) A sint VLP A2 sint VLP A2 A sintsint A2A A2A VLP cos cos2t 2 2 Note that this term is=0 only when the incoming signal is at exactly the filter 3dB frequency Filter Out o Q s V ref V LP o s Phase omparator EES 247 Lecture 6: Filters 200 H.K. Page 38
20 Vtune MasterSlave Frequency Tuning Reference Filter (VF) V rms rms tune K V ref V LP cos fo Q o Q s o s V Tune Amp. Filter 0 V LP Phase omparator f o Input Signal Frequency V ref EES 247 Lecture 6: Filters 200 H.K. Page 39 MasterSlave Frequency Tuning Reference Filter (VF) By closing the loop, feedback tends to drive the error voltage (V Tune ) to zero. Locks f o to f o desired, the critical frequency of the filter to the accurate reference frequency Typically the reference frequency is provided by a crystal oscillator with accuracies in the order of few ppm o Q s o s V LP desired Asin 2 fo t V Tune Amp. Filter Phase omparator EES 247 Lecture 6: Filters 200 H.K. Page 40
21 MasterSlave Frequency Tuning Reference Filter (VF) Q s 0 Replica Filter (Master) s 0 V LP Amp. Filter * R Rs s Phase omparator V tune 2 Main Filter (Slave) s s 3 s 4 s 5 * R RL V ref Ref: H. Khorramabadi and P.R. Gray, High Frequency MOS continuoustime filters, IEEE Journal of SolidState ircuits, Vol.S9, No. 6, pp , Dec EES 247 Lecture 6: Filters 200 H.K. Page 4 MasterSlave Frequency Tuning Reference Filter (VF) Issues to be aware of: Input reference tuning signal needs to be sinusoid Disadvantage since clocks are usually available as square waveform Reference signal feedthrough via parasitic coupling to the output of the filter can limit filter dynamic range (reported levels of about 00Vrms) Ref. signal feedthrough is a function of: Reference signal frequency with respect to filter passband Filter topology are in the layout Fully differential topologies beneficial EES 247 Lecture 6: Filters 200 H.K. Page 42
22 MasterSlave Frequency Tuning 2 Reference VoltageontrolledOscillator (VO) Instead of VF a voltagecontrolledoscillator (VO) is used VO made of replica integrator used in main filter Tuning circuit operates exactly as a conventional phaselocked loop (PLL) Tuning signal used to tune main filter Ref: K.S. Tan and P.R. Gray, Fully integrated analog filters using bipolar FET technology, IEEE, J. SolidState ircuits, vol. S3, no.6, pp. 8482, December EES 247 Lecture 6: Filters 200 H.K. Page 43 MasterSlave Frequency Tuning 2 Reference VoltageontrolledOscillator (VO) Issues to be aware of: Design of stable & repeatable oscillator challenging VO operation should be limited to the linear region of the integrator or else the operation loses accuracy (e.g. large signal transconductance versus small signal in a gm filter) Limiting the VO signal range to the linear region not a trivial design issue In the case of VF based tuning ckt, there was only ref. signal feedthrough. In this case, there is also the feedthrough of the VO signal!! Advantage over VF based tuning Reference input signal square wave (not sin.) EES 247 Lecture 6: Filters 200 H.K. Page 44
23 MasterSlave Frequency Tuning hoice of Ref. Frequency wrt Feedthrough Immunity Ref: V. Gopinathan, et. al, Design onsiderations for HighFrequency ontinuoustime Filters and Implementation of an Antialiasing Filter for Digital Video, IEEE JSS, Vol. S25, no. 6 pp , Dec EES 247 Lecture 6: Filters 200 H.K. Page 45 MasterSlave Frequency Tuning 3Reference Integrator Locked to Reference Frequency Replica of main filter I=* V V tune Replica of main filter integrator e.g. building block used Utilizes the fact that a D voltage source connected to the input of the cell generates a constant current at the output proportional to the transconductance and the voltage reference I =. EES 247 Lecture 6: Filters 200 H.K. Page 46
24 Reference Integrator Locked to Reference Frequency onsider the following sequence: Integrating capacitor is fully t =0 At t=0 the capacitor is connected to the output of the cell then: V tune t=0 V V T V V ref T t=0 time Q V V ref T V V ref T EES 247 Lecture 6: Filters 200 H.K. Page 47 Reference Integrator Locked to Reference Frequency Since at the end of the period T: V V ref T If V is forced to be equal to V ref then: I=* V I V tune T N fclk How do we manage to force V =V ref? V T V V ref T t=0 time Use feedback!! EES 247 Lecture 6: Filters 200 H.K. Page 48
25 Reference Integrator Locked to Reference Frequency locking Scheme f clk P P2 T P3 T2 T3 Three clock phase operation Nonoverlaping signals P, P2, P3 derived from a master clock (f clk ) Note: T2=4/f clk EES 247 Lecture 6: Filters 200 H.K. Page 49 Reference Integrator Locked to Reference Frequency Replica of main filter S2 S3 S 2 A P Three clock phase operation To analyze study one phase at a time T3 Ref: A. Durham, J. Hughes, and W. Redman White, ircuit Architectures for High Linearity Monolithic ontinuoustime Filtering, IEEE Transactions on ircuits and Systems, pp , Sept EES 247 Lecture 6: Filters 200 H.K. Page 50 P2 P3 T T2
26 Reference Integrator Locked to Reference Frequency P high S closed S2 S3 S 2 A P P2 T discharged V =0 2 retains its previous charge P3 T2 T3 EES 247 Lecture 6: Filters 200 H.K. Page 5 Reference Integrator Locked to Reference Frequency P2 high S2 closed S2 I=* S3 2 A charged with constant current: I=* 2 retains its previous charge P2 V V V ref T2 T T2 EES 247 Lecture 6: Filters 200 H.K. Page 52
27 Reference Integrator Locked to Reference Frequency P3 high S3 closed S2 S3 DV 2 A charge shares with 2 V T2 V 2 T2 2 2 V,2 T3 T3 T2 T2 V,2 V V Few cycles following startup system approaches steady state: T3 T2 T2 V,2 V V 2 EES 247 Lecture 6: Filters 200 H.K. Page 53 Reference Integrator Locked to Reference Frequency P3 high S3 closed S2 S3 DV A 2 T T2 charge shares with 2 Few cycles following startup Assuming A is large, feedback forces: DV 0 V 2 = V ref EES 247 Lecture 6: Filters 200 H.K. Page 54
28 Reference Integrator Locked to Reference Frequency P3 high S3 closed S2 S3 2 A T T2 V V2 since: V V ref T2 then : V ref T2 or : T2 N / fclk EES 247 Lecture 6: Filters 200 H.K. Page 55 Summary Replica Integrator Locked to Reference Frequency S2 S3 2 A Tuning Signal To Main Filter Integrator time constant locked to an accurate frequency Tuning signal used to adjust the time constant of the main filter integrators Feedback forces to assume a value so that : int g N / fclk or int g 0 fclk / N EES 247 Lecture 6: Filters 200 H.K. Page 56
29 Issues Loop Stability S2 S3 2 A Tuning Signal To Main Filter Note: Need to pay attention to loop stability chosen to be smaller than 2 tradeoff between stability and speed of lock acquisition Lowpass filter at the output of amplifier (A) helps stabilize the loop EES 247 Lecture 6: Filters 200 H.K. Page 57 Issues 2 GMell D Offset Induced Error Problems to be aware of: S2 S3 2 A To Main Filter int g 0 fclk / N Tuning error due to master integrator D offset EES 247 Lecture 6: Filters 200 H.K. Page 58
30 Issues ell D Offset What is D offset? Simple example: For the differential pair shown here, mismatch in input device or load characteristics would cause D offset: Vo = 0 requires a nonzero input voltage Vos M M2 Offset could be modeled as a small D voltage source at the input for which with shorted inputs Vo = 0 Vtune Example: Differential Pair EES 247 Lecture 6: Filters 200 H.K. Page 59 Simple ell D Offset Mismatch associated with the diff. pair: M & M2 D offset Vos Vth Vth2 D Vov,2 2 W L M,2 W L M,2 Vos M M2 Vtune Assuming offset due to load device mismatch is negligible Ref: Gray, Hurst, Lewis, Meyer, Analysis & Design of Analog Integrated ircuits, Wiley 200, page 335 EES 247 Lecture 6: Filters 200 H.K. Page 60
31 ell Offset Induced Error Voltage source representing D offset Vos S2 S3 I=( Vos) 2 A Effect of cell D offset: V V2 Ideal: V T 2 with offset : V Vos T 2 V or : T 2 os V ref EES 247 Lecture 6: Filters 200 H.K. Page 6 ell Offset Induced Error Vos S2 S3 I=(Vos) 2 A Example: V T 2 os f critical V ref for Vos / 0 0% error in tuning! EES 247 Lecture 6: Filters 200 H.K. Page 62
EE247 Lecture 6. Frequency tuning for continuous-time filters
EE247 Lecture 6 Summary last lecture ontinuoustime filters Opamp MOSFET filters Opamp MOSFETR filters filters Frequency tuning for continuoustime filters Trimming via fuses Automatic onchip filter tuning
More informationSummary Last Lecture
EE247 Lecture 6 Summary last lecture ontinuoustime filters Opamp MOSFET filters Opamp MOSFETR filters filters Frequency tuning for continuoustime filters Trimming via fuses Automatic onchip filter tuning
More informationSummary of Lecture 4
EE47 Lecture 5 Filters Effect of integrator nonidealities on filter behavior Integrator quality factor and its influence on filter frequency characteristics (brief review for last lecture) Filter dynamic
More informationSummary of Lecture 4
EE47 Lecture 5 Filters Effect of integrator nonidealities on filter behavior Integrator quality factor and its influence on filter frequency characteristics (review for last lecture) Filter dynamic range
More informationSummary of Lecture 4
EE47 Lecture 5 Filters Effect of integrator nonidealities on filter behavior Integrator quality factor and its influence on filter frequency characteristics Filter dynamic range limitations due to limited
More informationSummary last lecture
EE247 Lecture 7 Summary last lecture Automatic onchip filter tuning (continued from last lecture) Continuous tuning Reference integrator locked to a reference frequency Error due to integrator DC offset
More informationADVANCES in CMOS technology have led to aggressive
1972 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 9, SEPTEMBER 2005 A 0.8-V Accurately Tuned Linear Continuous-Time Filter Gowtham Vemulapalli, Pavan Kumar Hanumolu, Student Member, IEEE, Youn-Jae
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationSWITCHED CAPACITOR CIRCUITS
EE37 Advanced Analog ircuits Lecture 7 SWITHED APAITOR IRUITS Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen Understanding of MOS analog circuit
More informationChapter 12 Opertational Amplifier Circuits
1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular
More informationSummary Last Lecture
EE247 Lecture 16 D/A onverters (continued) DA reconstruction filter AD onverters Sampling Sampling switch considerations Thermal noise due to switch resistance lock jitter related non-idealities Sampling
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More informationOperational Amplifier as A Black Box
Chapter 8 Operational Amplifier as A Black Box 8. General Considerations 8.2 Op-Amp-Based Circuits 8.3 Nonlinear Functions 8.4 Op-Amp Nonidealities 8.5 Design Examples Chapter Outline CH8 Operational Amplifier
More informationA Wide Tuning Range Gm-C Continuous-Time Analog Filter
A Wide Tuning Range Gm-C Continuous-Time Analog Filter Prashanth Kannepally Dept. of Electronics and Communication Engineering SNIST Hyderabad, India 685project6801@gmail.com Abstract A Wide Tuning Range
More informationECE 546 Lecture 12 Integrated Circuits
ECE 546 Lecture 12 Integrated Circuits Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Integrated Circuits IC Requirements
More informationClass-AB Low-Voltage CMOS Unity-Gain Buffers
Class-AB Low-Voltage CMOS Unity-Gain Buffers Mariano Jimenez, Antonio Torralba, Ramón G. Carvajal and J. Ramírez-Angulo Abstract Class-AB circuits, which are able to deal with currents several orders of
More informationApplied Electronics II
Applied Electronics II Chapter 3: Operational Amplifier Part 1- Op Amp Basics School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Getachew
More informationESSCIRC88 CMOS CIRCUITS FOR ANALOG SIGNAL PROCESSING. University of Twente, Enschede, the Netherlands.
CMOS CIRCUITS FOR ANALOG SIGNAL PROCESSING H Wallinga University of Twente, Enschede, the Netherlands Summary Design choices in CMOS analog signal processing circuits are presented Special attention is
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationGechstudentszone.wordpress.com
UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits
More informationExperiment #7 MOSFET Dynamic Circuits II
Experiment #7 MOSFET Dynamic Circuits II Jonathan Roderick Introduction The previous experiment introduced the canonic cells for MOSFETs. The small signal model was presented and was used to discuss the
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationCHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations
CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationTUNING. Frequency characteristics of continuous-time filters are based on RC or LC products, or on G m /C ratios, depending on the implementation
TUNING Frequency characteristics of continuous-time filters are based on RC or LC products, or on G m /C ratios, depending on the implementation Very accurate element values must be realized and maintained
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationSummary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations Thermal noise due to switch resistance Sampling switch
More informationVoltage Feedback Op Amp (VF-OpAmp)
Data Sheet Voltage Feedback Op Amp (VF-OpAmp) Features 55 db dc gain 30 ma current drive Less than 1 V head/floor room 300 V/µs slew rate Capacitive load stable 40 kω input impedance 300 MHz unity gain
More informationEE 508 Lecture 28. Integrator Design. Alaising in SC Circuits Elimination of redundant switches Switched Resistor Integrators
EE 508 Lecture 28 Integrator Design Alaising in S ircuits Elimination of redundant switches Switched Resistor Integrators Review from last time The S integrator 1 1 I 0eq= f LK Observe this circuit has
More informationDAT175: Topics in Electronic System Design
DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable
More informationSummary of Last Lecture
EE247 Lecture 2 ADC Converters (continued) Successive approximation ADCs (continued) Flash ADC Flash ADC sources of error Sparkle code Meta-stability Comparator design EECS 247 Lecture 2: Data Converters
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationTWO AND ONE STAGES OTA
TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department
More informationEECS 247 Analog-Digital Interface Integrated Circuits 2005
EES 47 Analog-Digital Interface Integrated ircuits 5 Instructor: Haideh Khorramabadi UB Department of Electrical Engineering and omputer Sciences EES 47 Lecture 1: Introduction 5 H.K. Page 1 Administrative
More informationA Robust Oscillator for Embedded System without External Crystal
Appl. Math. Inf. Sci. 9, No. 1L, 73-80 (2015) 73 Applied Mathematics & Information Sciences An International Journal http://dx.doi.org/10.12785/amis/091l09 A Robust Oscillator for Embedded System without
More informationField Effect Transistors
Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small
More informationOvercoming Offset. Prof. Kofi Makinwa. Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands
Overcoming Offset Prof. Kofi Makinwa Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands email: k.a.a.makinwa@tudelft.nl Motivation The offset of amplifiers
More informationLecture 3 Switched-Capacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,
More informationQUESTION BANK for Analog Electronics 4EC111 *
OpenStax-CNX module: m54983 1 QUESTION BANK for Analog Electronics 4EC111 * Bijay_Kumar Sharma This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 4.0 Abstract
More informationSwitched-Current Circuits
Switched-urrent ircuits Outline: Synthesis and Analysis Techniques Antônio arlos Moreirão de Queiroz Signal Processing aboratory - OPPE Universidade Federal do Rio de Janeiro ntroduction. First-generation
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationCMOS RE-CONFIGURABLE MULTI-STANDARD RADIO RECEIVERS BIASING ANALYSIS
Électronique et transmission de l information CMOS RE-CONFIGURABLE MULTI-STANDARD RADIO RECEIVERS BIASING ANALYSIS SILVIAN SPIRIDON, FLORENTINA SPIRIDON, CLAUDIUS DAN, MIRCEA BODEA Key words: Software
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationSample and Hold (S/H)
Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8- 郭泰豪, Analog C Design, 07 Sample and Hold (S/H) Sample and Hold (often referred to as Track and hold (T/H)) dentical in both function & circuit implementation
More informationSOLIMAN A. MAHMOUD Department of Electrical Engineering, Faculty of Engineering, Cairo University, Fayoum, Egypt
Journal of Circuits, Systems, and Computers Vol. 14, No. 4 (2005) 667 684 c World Scientific Publishing Company DIGITALLY CONTROLLED CMOS BALANCED OUTPUT TRANSCONDUCTOR AND APPLICATION TO VARIABLE GAIN
More informationFOR applications such as implantable cardiac pacemakers,
1576 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 10, OCTOBER 1997 Low-Power MOS Integrated Filter with Transconductors with Spoilt Current Sources M. van de Gevel, J. C. Kuenen, J. Davidse, and
More informationChapter 4 Single-stage MOS amplifiers
Chapter 4 Single-stage MOS amplifiers ELEC-H402/CH4: Single-stage MOS amplifiers 1 Single-stage MOS amplifiers NMOS as an amplifier: example of common-source circuit NMOS amplifier example Introduction
More informationA Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS
A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology
More informationChapter 2. Operational Amplifiers
Chapter 2. Operational Amplifiers Tong In Oh 1 2.5 Integrators and Differentiators Utilized resistors in the op-amp feedback and feed-in path Ideally independent of frequency Use of capacitors together
More informationECE626 Project Switched Capacitor Filter Design
ECE626 Project Switched Capacitor Filter Design Hari Prasath Venkatram Contents I Introduction 2 II Choice of Topology 2 III Poles and Zeros 2 III-ABilinear Transform......................................
More information4.5 Biasing in MOS Amplifier Circuits
4.5 Biasing in MOS Amplifier Circuits Biasing: establishing an appropriate DC operating point for the MOSFET - A fundamental step in the design of a MOSFET amplifier circuit An appropriate DC operating
More informationAnalog Circuits and Systems
Analog Circuits and Systems Prof. K Radhakrishna Rao Lecture 31: Waveform Generation 1 Review Phase Locked Loop (self tuned filter) 2 nd order High Q low-pass output phase compared with the input 90 phase
More informationLECTURE 19 DIFFERENTIAL AMPLIFIER
Lecture 19 Differential Amplifier (6/4/14) Page 191 LECTURE 19 DIFFERENTIAL AMPLIFIER LECTURE ORGANIZATION Outline Characterization of a differential amplifier Differential amplifier with a current mirror
More informationA Simple On-Chip Automatic Tuning Circuit for Continuous-Time Filter
Int. J. Communications, Network and System Sciences, 010, 3, 66-71 doi:10.436/ijcns.010.31009 Published Online January 010 (http://www.scirp.org/journal/ijcns/). A Simple On-Chip Automatic Tuning Circuit
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationElectronic Noise. Analog Dynamic Range
Electronic Noise Dynamic range in the analog domain Resistor noise Amplifier noise Maximum signal levels Tow-Thomas Biquad noise example Implications on power dissipation EECS 247 Lecture 4: Dynamic Range
More informationAnalog Integrated Circuit Design Exercise 1
Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture
More informationECE315 / ECE515 Lecture 9 Date:
Lecture 9 Date: 03.09.2015 Biasing in MOS Amplifier Circuits Biasing using Single Power Supply The general form of a single-supply MOSFET amplifier biasing circuit is: We typically attempt to satisfy three
More informationQ1. Explain the Astable Operation of multivibrator using 555 Timer IC.
Q1. Explain the Astable Operation of multivibrator using 555 Timer I. Answer: The following figure shows the 555 Timer connected for astable operation. A V PIN 8 PIN 7 B 5K PIN6 - S Q 5K PIN2 - Q PIN3
More informationLecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and
Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body
More informationTest Your Understanding
074 Part 2 Analog Electronics EXEISE POBLEM Ex 5.3: For the switched-capacitor circuit in Figure 5.3b), the parameters are: = 30 pf, 2 = 5pF, and F = 2 pf. The clock frequency is 00 khz. Determine the
More informationHomework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26
Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics:
More informationLow-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier
Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier A dissertation submitted in partial fulfillment of the requirement for the award of degree of Master of Technology in VLSI Design
More informationThe Design of A Reaktor Core Model of the Korg MS-20 VCF James J. Clark Sept. 2005
The Design of A Reaktor ore Model of the Korg MS-2 VF James J. lark Sept. 25 The Korg MS-2 is one of the most popular analog music synthesizers. A good part of its appeal is due to the sound of its filter.
More informationExperiment 1: Amplifier Characterization Spring 2019
Experiment 1: Amplifier Characterization Spring 2019 Objective: The objective of this experiment is to develop methods for characterizing key properties of operational amplifiers Note: We will be using
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationElectronic Circuits for Mechatronics ELCT 609 Lecture 7: MOS-FET Amplifiers
Electronic Circuits for Mechatronics ELCT 609 Lecture 7: MOS-FET Amplifiers Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 Enhancement N-MOS Modes of Operation Mode V GS I DS V DS Cutoff
More informationA Compact Folded-cascode Operational Amplifier with Class-AB Output Stage
A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design
More informationAnalysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)
Analysis and Design of Analog Integrated Circuits Lecture 20 Advanced Opamp Topologies (Part II) Michael H. Perrott April 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Outline of Lecture
More informationGeneration of Voltage-Mode OTRA-R/MOS-C LP, BP, HP, and BR Biquad Filter
Recent Researches in Instrumentation, Measurement, ircuits and Systems eneration of Voltage-Mode OTRA-R/MOS- LP, BP, HP, and BR Biquad Filter hun-ming hang, Young-Ja Ko, Zhe-Yu uo, hun-li Hou*, and Jiun-Wei
More informationAnalysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications
Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps
More informationKeywords - Analog Multiplier, Four-Quadrant, FVF Differential Structure, Source Follower.
Characterization of CMOS Four Quadrant Analog Multiplier Nipa B. Modi*, Priyesh P. Gandhi ** *(PG Student, Department of Electronics & Communication, L. C. Institute of Technology, Gujarat Technological
More informationYet, many signal processing systems require both digital and analog circuits. To enable
Introduction Field-Programmable Gate Arrays (FPGAs) have been a superb solution for rapid and reliable prototyping of digital logic systems at low cost for more than twenty years. Yet, many signal processing
More informationEE247 Lecture 17. EECS 247 Lecture 17: Data Converters 2006 H.K. Page 1. Summary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) DAC dynamic non-idealities DAC design considerations Self calibration techniques Current copiers Dynamic element matching DAC reconstruction filter ADC Converters
More informationECEN 474/704 Lab 7: Operational Transconductance Amplifiers
ECEN 474/704 Lab 7: Operational Transconductance Amplifiers Objective Design, simulate and layout an operational transconductance amplifier. Introduction The operational transconductance amplifier (OTA)
More informationGrounded Voltage Controlled Positive Resistor with Ultra Low Power Consumption
http://dx.doi.org/.5755/j.eee..7.83 ELEKTRONIKA IR ELEKTROTECHNIKA, ISSN 39-5, VOL., NO. 7, 4 Grounded Voltage Controlled Positive Resistor with Ultra Low Power Consumption E. Yuce, S. Minaei, N. Herencsar
More informationChapter 8 Differential and Multistage Amplifiers
1 Chapter 8 Differential and Multistage Amplifiers Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4.
More informationA CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE
A CMOS CURRENT CONTROLLED RING OSCILLATOR WI WIDE AND LINEAR TUNING RANGE Abstract Ekachai Leelarasmee 1 1 Electrical Engineering Department, Chulalongkorn University, Bangkok 10330, Thailand Tel./Fax.
More informationWhat is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB
Department of Electronic ELEC 5808 (ELG 6388) Signal Processing Electronics Final Examination Dec 14th, 2010 5:30PM - 7:30PM R. Mason answer all questions one 8.5 x 11 crib sheets allowed 1. (5 points)
More informationUltra Low Static Power OTA with Slew Rate Enhancement
ECE 595B Analog IC Design Design Project Fall 2009 Project Proposal Ultra Low Static Power OTA with Slew Rate Enhancement Patrick Wesskamp PUID: 00230-83995 1) Introduction In this design project I plan
More information6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators
6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators Massachusetts Institute of Technology March 29, 2005 Copyright 2005 by Michael H. Perrott VCO Design for Narrowband
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationONE OF THE new optional features of a subscriber
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 31, NO. 1, JANUARY 1996 61 Fully Analogue LMS Adaptive Notch Filter in BiCMOS Technology Thomas Linder, Herbert Zojer, and Berthold Seger Abstract A fully analogue
More informationDEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS 02139
DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS 019.101 Introductory Analog Electronics Laboratory Laboratory No. READING ASSIGNMENT
More informationBasic OpAmp Design and Compensation. Chapter 6
Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switched-capacitor
More information2. Single Stage OpAmps
/74 2. Single Stage OpAmps Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es Integrated
More informationC H A P T E R 02. Operational Amplifiers
C H A P T E R 02 Operational Amplifiers The Op-amp Figure 2.1 Circuit symbol for the op amp. Figure 2.2 The op amp shown connected to dc power supplies. The Ideal Op-amp 1. Infinite input impedance 2.
More informationLM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13600 series consists of two current controlled transconductance amplifiers each with
More informationIntroduction to Receivers
Introduction to Receivers Purpose: translate RF signals to baseband Shift frequency Amplify Filter Demodulate Why is this a challenge? Interference Large dynamic range required Many receivers must be capable
More informationDesign of Low Power Linear Multi-band CMOS Gm-C Filter
Design of Low Power Linear Multi-band CMOS Gm-C Filter Riyas T M 1, Anusooya S 2 PG Student [VLSI & ES], Department of Electronics and Communication, B.S.AbdurRahman University, Chennai-600048, India 1
More information6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators
6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott VCO Design for Wireless
More informationLecture 2: Non-Ideal Amps and Op-Amps
Lecture 2: Non-Ideal Amps and Op-Amps Prof. Ali M. Niknejad Department of EECS University of California, Berkeley Practical Op-Amps Linear Imperfections: Finite open-loop gain (A 0 < ) Finite input resistance
More information