EE247 Midterm Exam Statistics
|
|
- Jemimah Scott
- 5 years ago
- Views:
Transcription
1 EE247 Lecture 22 Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation Practical circuits Stage scaling Combining the bits Stage implementation Circuits Noise budgeting How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Time Interleaved Converters VCO Based ADCs (guest speaker: Rikky Muller) EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 1 EE247 Midterm Exam Statistics # of Students Average: 16 Standard Dev.: 2 Max.: 19 Min.: Grade out of 20 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 2
2 Pipeline ADC Block Diagram ADC DAC - + V in Stage 1 B 1 Bits V res1 Stage 2 B 2 Bits V res2 Stage k B k Bits MSB......LSB Align and Combine Data Digital Output (B 1 +B 2 +..B k ) Bits Idea: Cascade several low resolution stages to obtain high overall resolution (e.g. 10bit ADC can be built with series of 10 ADCs each 1-bit only!) Each stage performs coarse A/D conversion and computes its quantization error, or "residue EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 3 Summary So Far Pipelined A/D Converters V ref V ref V ref V ref T/H+Gain V in B 1 bits 2 B1eff B 2B2 2 2 bits 2 B2eff B 3 bits 2 B3eff ADC Cascade of low resolution stages By adding inter-stage gain= 2 Beff No need to scale down Vref for stages down the pipe Reduced accuracy requirement for stages coming after stage 1 Addition of Track & Hold function to interstage-gain Stages can operate concurrently Throughput increased to as high as one sample per clock cycle Latency function of number of stages & conversion-per-stage Correction for circuit non-idealities Built-in redundancy compensate for sub-adc inaccuracies such as comparator offset (interstage gain: G Bneff, B neff < B n ) EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 4
3 Pipelined ADC Error Correction/Calibration Summary V OS a 3 V 3 V IN V RES1 ADC DAC ε gain +ε ADC +ε DAC D 1 Error ε ADC, V os ε gain ε DAC Inter-stage amplifier non-linearity Redundancy either same stage or next stage Digital adjustment Correction/Calibration Either sufficient component matching or digital calibration? EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 5 Inter-stage Gain Nonlinearity Invert gain stage non-linear polynomial Express error as function of V RES1 Push error into digital domain through backend Ref: B. Murmann and B. E. Boser, "A 12-b, 75MS/s Pipelined ADC using Open-Loop Residue Amplification," ISSCC Dig. Techn. Papers, pp , 2003 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 6
4 a 3 V X 3 Inter-stage Gain Nonlinearity V X 2 3 ε gain V RES1 + Backend p 2 D B a = (2 + ε gain ) (...) D B,corr + - ε(d B, p 2 ) ε(db,p2) = p2db 3p2 DB + 12p2 DB +... Pre-computed & stored in table look-up form p 2 continuously estimated & updated (account for temp. & other variations) Ref: B. Murmann and B. E. Boser, "A 12-b, 75MS/s Pipelined ADC using Open-Loop Residue Amplification," ISSCC Dig. Techn. Papers, pp , EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 7 Inter-stage Gain Nonlinearity Compensation Proof of Concept Evaluation Prototype Re-used 14-bit ADC in 0.35μm from Analog Devices [Kelly, ISSCC 2001] Modified only 1 st stage with 3-b eff open-loop amplifier built with simple diff-pair + resistive load instead of the conventional feedback around high-gain amp Conventional 9-b eff backend, 2-bit redundancy in 1 st stage Real-time post-processor off-chip (FPGA) Ref: B. Murmann and B. E. Boser, "A 12-b, 75MS/s Pipelined ADC using Open-Loop Residue Amplification," ISSCC Dig. Techn. Papers, pp , 2003 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 8
5 Measurement Results 12-bit ADC w Extra 2-bits for Calibration (a) without calibration INL [LSB] RNG=0 RNG= Code (b) with calibration (b) with calibration INL [LSB] Code C d EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 9 Combining the Bits Example: Three 2-bit stages, no redundancy B 1 B 1eff B 2 B 2eff B 3 V in Stage 1 Stage 2 Stage D D 2 D 3 D out + + 1/2 2 1/ Dout = D1 + D B eff B1eff B2eff Dout = D1 + D2 + D D3 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 10
6 Combining the Bits D 1 XX D 2 XX D 3 XX D out DDDDDD Only bit shifts No arithmetic circuits needed B 1 B 1eff B 2 B 2eff B 3 V in Stage 1 Stage 2 Stage 3 D 1 D 2 D 3 MSB LSB D out[5:0] EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 11 Combining the Bits Including Redundancy Example: Three 2-bit stages, incorporating 1- bit redundancy in stages 1 and 2 B 1 =3 B 1eff B 2 =3 B 2eff B 3 V in Stage 1 Stage 2 Stage 3 8 Wires??? 6 Wires D out[5:0] EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 12
7 Combining the Bits 1 1 Dout = D1 + D D B eff B1eff B2eff Dout = D1 + D2 + D B 1 =3 B 1eff B 2 =3 B 2eff B 3 V in Stage 1 Stage 2 Stage 3 D 1 D 2 D 3 Bits overlap Need adders D 1 XXX D 2 XXX D 3 XX D out DDDDDD HADD HADD FADD HADD HADD D out[5:0] EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 13 Combining the Bits Example B 1 =3 B 1eff B 2 =3 B 2eff B 3 V in Stage 1 Stage 2 Stage 3 D 1 D 2 D 3 D D D D out HADD HADD FADD HADD HADD D out[5:0] EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 14
8 Pipelined ADC Stage Implementation CLK φ 1 φ 1 φ 2 φ 1... φ 2 acquire convert convert acquire V in Stage 1 Stage 2 Stage n V in T/H + - G V res ADC DAC Each stage needs T/H hold function Track phase: Acquire input/residue from previous stage Hold phase: sub-adc decision, compute residue EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 15 Stage Implementation V in T/H T/H +- G V res T/H ADC DAC Usually no dedicated T/H amplifier in each stage (Except first stage in some cases why?) T/H implicitely contained in stage building blocks EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 16
9 Stage Implementation V in T/H + - G V res T/H ADC DAC MDAC DAC-subtract-gain function can be lumped into a single switched capacitor circuit "MDAC" EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page Bit Stage Implementation Example D1,D0 V DAC Ref: A. Abo, "Design for Reliability of Low- voltage, Switched-capacitor Circuits," UCB PhD Thesis, 1999 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 18
10 1.5-Bit Stage Implementation Acquisition Cycle Φ 1 D1,D0 V DAC Vc f =Vc s =V i Q Cs =C s xv i Q Cf =C f xv i Ref: A. Abo, "Design for Reliability of Low- voltage, Switched-capacitor Circuits," UCB PhD Thesis, 1999 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 19 Φ Bit Stage Implementation Conversion Cycle D1,D0 V DAC Ref: A. Abo, "Design for Reliability of Low- voltage, Switched-capacitor Circuits," UCB PhD Thesis, 1999 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 20
11 1.5 Bit Stage Implementation Example Note: Interstage gain set by C ratios Accuracy better than 0.1% Up to 10bit level no need for gain calibration Ref: A. Abo, "Design for Reliability of Low- voltage, Switched-capacitor Circuits," UCB PhD Thesis, 1999 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page Bit Stage Implementation Timing of Stages V DAC V DAC Conversion Acquisition EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 22
12 Pipelined ADC Stage Power Dissipation & Noise Typically pipeline ADC noise dominated by inter- stage gain blocks Sub-ADC comparator noise translates into comparator threshold uncertainty and is compensated for by redundancy V in Stage 1 Stage 2 Stage 3 V in V n1 G1 G2 G3 V n2 V n3 2 2 in 2 V n2 V V n3 noise = V n G1 G1 G2 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 23 Pipelined ADC Stage Scaling Example: Pipeline using 1-bit eff stages V in V n1 G1 G2 G3 V n2 V n3 C 1 /2 C 2 /2 C 3 /2 V in C 1 Gm C 2 Gm C 3 Gm Total input referred noise power: Ntot kt C G1 C2 G1 G2 C Ntot kt C1 4C2 16C3 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 24
13 Pipelined ADC Stage Scaling C 1 /2 C 2 /2 C 3 /2 V in C 1 Gm C 2 Gm C 3 Gm N tot kt C1 4C2 16C3 If all caps made the same size, backend stages contribute very little noise Wasteful power-wise, because: Power ~ Gm Speed ~ Gm/C Fixed speed Gm/C filxed Power ~ C EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 25 Pipelined ADC Stage Scaling C 1 /2 C 2 /2 C 3 /2 V in C 1 Gm C 2 Gm C 3 Gm N tot kt C1 4C2 16C3 How about scaling caps down by G 2 2 =4x per stage? Same amount of noise from every stage All stages contribute significant noise To keep overall noise the same noise/stage must be reduced Power ~ Gm ~ C goes up! EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 26
14 Stage Scaling Example: 2-bit eff /stage Optimum capacitior scaling lies approximately midway between these two extremes Ref: D. W. Cline, P.R. Gray "A power optimized 13-b 5MSamples/s pipelined analog-to-digital converter in 1.2um CMOS," JSSC 3/1996 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 27 Pipeline ADC Stage Scaling Power minimum is "shallow Near optimum solution in practice: Scale capacitors by stage gain E.g. for effective stage resolution of 1bit (Gain): C/2 C/4 C/8 V in C Gm C/2 Gm C/4 Gm EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 28
15 Stage Scaling Example Note: Resolution per stage: 2bits G=4 Ref: D. W. Cline, P.R Gray "A power optimized 13-b 5 MSamples/s pipelined analog-to-digital converter in 1.2um CMOS," JSSC 3/1996 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 29 How Many Bits Per Stage? Many possible architectures E.g. B 1eff =3, B 2eff =1,... vs. B 1eff =1, B 2eff =1, B 3eff =1,... Complex optimization problem, fortunately optimum tends to be shallow... Qualitative answer: Maximum speed for given technology Use small resolution-per-stage (large feedback factor) Maximum power efficiency for fixed, "low" speed Try higher resolution stages Can help alleviate matching & noise requirements in stages following the 1 st stage Ref: Singer VLSI 96, Yang, JSSC 12/01 (14bit ADC w/o calibration) EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 30
16 14 & 12-Bit State-of-the-Art Implementations Reference Bits Architecture SNR/SFDR Speed Power Yang (JSSC 12/2001) 0.35μ/3V ~73dB/88dB 75MS/s 340mW Loloee (ESSIRC 2002) 0.18μ/3V ~66dB/75dB 80MS/s 260mW EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page & 8-Bit State-of-the-Art Implementations Reference Bits Architecture SNR/SFDR Speed Power Yoshioko et al (ISSCC 2005) 0.18μ/1.8V bit/stage ~55dB/66dB 125MS/s 40mW Kim et al (ISSCC 2005) 0.18μ/1.8V ~48dB/56dB 200MS/s 30mW EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 32
17 Algorithmic ADC Digital Output start of conversion Shift Register & Correction Logic Residue V IN T/H sub-adc (1.6 Bit) DAC 2 B Essentially same as pipeline, but a single stage is reused for all partial conversions For overall B overall bits need B overall /B stage clock cycles per conversion Small area, slow Trades conversion time for area EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 33 Least Mean Square Adaptive Digital Background Calibration of Pipelined Analog-to-Digital Converters Slow, but accurate ADC operates in parallel with pipelined (main) ADC Slow ADC samples input signal at a lower sampling rate (f s /n) Difference between corresponding samples for two ADCs (e) used to correct fast ADC digital output via an adaptive digital filter (ADF) based on minimizing the Least-Mean-Squared error Ref: Y. Chiu, et al, Least Mean Square Adaptive Digital Background Calibration of Pipelined Analog-to-Digital Converters, IEEE TRANS. CAS, VOL. 51, NO. 1, JANUARY 2004 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 34
18 Example: "A 12-bit 20-MS/s pipelined analog-to-digital converter with nested digital background calibration" Pipelined ADC operates at has 1.5bit/stage Slow ADC Algorithmic type operating at 20Ms/32=625ks/s Digital correction accounts for bit redundancy Digital error estimator minimizes the mean-squared-error Ref: X. Wang, P. J. Hurst, S. H. Lewis, " A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration, IEEE JSSC, vol. 39, pp , Nov EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 35 Algorithmic ADC Used for Calibration of Pipelined ADC (continued from previous page) Uses replica of pipelined ADC stage Requires extra SHA in front to hold residue Undergoes a calibration cycle periodically prior to being used to calibrate pipelined ADC Ref: X. Wang, P. J. Hurst, S. H. Lewis, " A 12-bit 20-MS/s pipelined analog-to-digital converter with nested digital background calibration, IEEE JSSC, vol. 39, pp , Nov EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 36
19 12-bit 20-MS/s Pipelined ADC with Digital Background Calibration Sampling capacitors scaled (1B eff /stage): Input SHA: 6pF Pipelined ADC: 2pF,0.9,0.4,0.2, 0.1,0.1 Algorithmic ADC: 0.2pF Chip area: 13.2mm 2 Does not include digital calibration circuitry estimated ~1.7mm 2 Area of Algorithmic ADC <20% Ref: X. Wang, P. J. Hurst, S. H. Lewis, " A 12-bit 20-MS/s pipelined analog-to-digital converter with nested digital background calibration, IEEE JSSC, vol. 39, pp , Nov EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 37 Measurement Results 12-bit 20-MS/s Pipelined ADC with Digital Background Calibration Without Calibration INL <4.2LSB With Calibration INL <0.5LSB Ref: X. Wang, P. J. Hurst, S. H. Lewis, " A 12-bit 20-MS/s pipelined analog-to-digital converter with nested digital background calibration, IEEE JSSC, vol. 39, pp , Nov EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 38
20 Measurement Results 12-bit 20-MS/s Pipelined ADC with Digital Background Calibration Nyquist rate Ref: X. Wang, P. J. Hurst, S. H. Lewis, " A 12-bit 20-MS/s pipelined analog-to-digital converter with nested digital background calibration, IEEE JSSC, vol. 39, pp , Nov EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 39 Measurement Results 12-bit 20-MS/s Pipelined ADC with Digital Background Calibration Does not include digital calibration circuitry estimated ~1.7mm 2 Alg. ADC SNDR dominated by noise Ref: X. Wang, P. J. Hurst, S. H. Lewis, " A 12-bit 20-MS/s pipelined analog-to-digital converter with nested digital background calibration, IEEE JSSC, vol. 39, pp , Nov EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 40
21 Time Interleaved Converters Example: 4 ADCs operating in parallel at sampling frequency f s Each ADC converts on one of the 4 possible clock phases Overall sampling frequency= 4f s Note T/H has to operate at 4f s! Extremely fast: Typically, limited by speed of T/H V IN 4f s T/H f s ADC f s +T s /4 ADC f s +2T s /4 ADC Output Combiner Digital Output Accuracy limited by mismatch among individual ADCs (timing, offset, gain, ) f s +3T s /4 ADC EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 41 Input signal sampled Time Interleaved Converters Timing T s =1/f s 1/4T s 1/4T s 1/4T s 1/4T s Note: Effective sampling rate 4xf s EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 42
22 VCO-Based Analog to Digital Conversion Rikky Muller November 17, 2009 EE247 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 43 Picking an ADC At 6 bits you are not limited by thermal noise Pick an architecture which minimizes other errors Can trade off noise efficiency [S. Chen, R. Brodersen, A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-µm CMOS: IEEE J. of Solid-State Circuits, Vol. 41, No. 12, December 2006.] EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 44
23 Quantizes tuning voltage Performs an integration Two methods Method 1: count cycles VCO ADC Basics [M. Straayer, Noise Shaping Techniques for Analog and Time to Digital Converters Using Voltage Controlled Oscillator, Ph.D. Thesis, MIT, 6/ 08.] [M. Straayer, M. Perrott, A 12-Bit, 10-MHz Bandwidth, Continuous-Time ADC with a 5-bit, 950MS/s VCO-Based Quantizer IEEE J. of Solid- State Circuits, Vol. 43, No. 4, April 2008.] EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 45 Method 2: Sample Phases VCO: High frequency Low frequency [Straayer JSSC 08] Voltage Frequency Frequency Phase Phase Frequency EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 46
24 Noise Shaping Behavioral Model [Straayer JSSC 08] EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 47 Why Use a VCO ADC? Fully digital K vco linearity - Simple - Best for lower resolutions - Scalable - Amplify or integrate - Low-energy Very small area First-order noise shaping - Mismatch whitening and shaping Oversampling - Efficient due to noise shaping EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 48
25 Segmentation Project: 6-bit,1GS/s, 90nm process Number of digital blocks grows as 2 B (B=bits in ring) Clock frequency grows as 2 (N-B)/1.5 (N=total resolution) Lowest-power solution: Minimize resolution in the ring Maximize oversampling: limited by process [R. Muller, C. Thakkar] EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 49 Tuning the VCO ADC: INL as voltage deviation TDC: INL as frequency deviation Multiple ways to tune K vco ex. Linearization resistance, current control, direct V dd modulation or virtual rail Frequency SFDR = 20log 2N INL Control Voltage [Wismar 07] [Alon 05] [Straayer 08] [Xiao 04] [E. Alon, V. Stojanovic, M. Horowitz, Circuits and Techniques for High-Resolution Measurement of On-Chip Power Supply Noise IEEE J. of Solid-State Circuits, Vol. 40, No. 4, April 2005.] [J. Xiao, A. Peterchev, J. Zhang, S. Sanders, A 4-uA Quiescent-Current Dual-Mode Digitally Controlled Buck Converter IC for Cellular Phone Applications IEEE J. of Solid-State Circuits, Vol. 39, No. 12, December 2004.] EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 50
26 Linearization 33dB SFDR [R. Muller, C. Thakkar] V DS = V T δ ln 1 I D I O 63dB SFDR f 2I DS CV DD e VGS / nvt V DD [U. Wismar, D. Wisland, P. Andreani, Linearity of bulk-controlled inverter ring VCO in weak and strong inversion Analog integr Circ Sig Process, 2007, 50:59-67.] EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page [R. 51Muller] Energy Efficient Flash ADC 6Bit, 1GS/s Zero Static Power 59fJ/step Potential to be lowest FOM to date for 1GS/s Just a start: other considerations Phase noise, mismatch, range, calibration, input/output interface, putting it in feedback loop (stability), fully differential implementation, etc. This work FOM = Power 2 ENOB f s [A. Ismail, M. Elmastry, A 6-Bit 1.6GS/s Low-Power Wideband Flash ADC Converter in 0.13-µm CMOS Technology IEEE J. of Solid- State Circuits, Vol. 43, No. 9, September 2008.] EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 52
27 Oversampled ADCs EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 53 Analog-to-Digital Converters Two categories: Nyquist rate ADCs f sig max ~ 0.5xf sampling Maximum achievable signal bandwidth higher compared to oversampled type Resolution limited to max. ~14bits Oversampled ADCs f sig max << 0.5xf sampling Maximum possible signal bandwidth lower compared to nyquist Maximum achievable resolution high (18 to 20bits!) EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 54
28 The Case for Oversampling Nyquist sampling: Signal f s B Freq narrow transition AA-Filter f s >2B +δ Sampler Nyquist ADC DSP Oversampling: Signal f s >> f N?? B Freq wide transition AA-Filter f s = Mf N Sampler Oversampled ADC DSP Nyquist rate f N ~2B Oversampling rate M = f s /f N >> 1 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 55 Nyquist v.s. Oversampled Converters Antialiasing X(f) Input Signal f B frequency Nyquist Sampling f B f s f S ~2f B Anti-aliasing Filter 2f s Oversampling frequency f B f S >> 2f B f s frequency EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 56
29 Oversampling Benefits No stringent requirements imposed on analog building blocks Takes advantage of the availability of low cost, low power digital filtering Relaxed transition band requirements for analog anti-aliasing filters Reduced baseband quantization noise power Allows trading speed for resolution EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 57 ADC Converters Baseband Noise For a quantizer with quantization step size Δ and sampling rate f s : Quantization noise power distributed uniformly across Nyquist bandwidth ( f s /2) N e (f) N B -f B f s /2 -f s /2 f B Power spectral density: 2 2 e Δ 1 N(f) e = = fs 12 fs Noise is distributed over the Nyquist band f s /2 to f s /2 EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 58
30 Oversampled Converters Baseband Noise fb fb 2 Δ 1 SB = N e( f )df = df fb fb 12 fs N e (f) 2 Δ 2fB = 12 f N B s where for fb = f s/2 2 Δ SB0 = -f s /2 -f B f B f s /2 12 2fB SB0 SB = SB0 = f s M fs where M = = oversampling ratio 2f B EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 59 B Oversampled Converters Baseband Noise 2fB SB0 SB = SB0 = f s M fs where M = = oversampling ratio 2f 2X increase in M 3dB reduction in S B ½ bit increase in resolution/octave oversampling To further increase the improvement in resolution: Embed quantizer in a feedback loop Noise shaping (sigma delta modulation) EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 60
31 Pulse-Count Modulation V in (kt) /8 Nyquist ADC t/ts 1 2 2/8 V in (kt) /8 Oversampled ADC, M = t/ts Mean of pulse-count signal approximates analog input! EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 61 Magnitude Pulse-Count Spectrum 2/8 Digital filter f s /4 f Signal: low frequencies, f < B << f s Quantization error: high frequency, B f s / 2 Separate with low-pass filter! EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 62
32 Oversampled ADC Predictive Coding v IN + _ ADC D OUT 1-bit Digital Filter N-bit Predictor Quantize the difference signal rather than the signal itself Smaller input to ADC Buy dynamic range Only works if combined with oversampling 1-Bit digital output Digital filter computes average N-bit output EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 63 Oversampled ADC Signal B Freq wide transition Analog AA-Filter f s = Mf N Sampler E.g. Pulse-Count Modulator Modulator 1-Bit Digital f s1 = M f N Decimator narrow transition Digital AA-Filter N-Bit Digital f s2 = f N + δ DSP Decimator: Digital (low-pass) filter Removes quantization error for f > B Provides anti-alias filtering for DSP Narrow transition band, high-order 1-Bit input, N-Bit output (essentially computes average ) EECS 247- Lecture 22 Pipelined ADCs and More 2009 Page 64
EE247 Lecture 23. EECS 247 Lecture 23 Pipelined ADCs 2008 H.K. Page 1. Pipeline ADC Block Diagram DAC ADC. V res2. Stage 2 B 2.
EE247 Lecture 23 Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation
More informationEE247 Lecture 23. Advanced calibration techniques. Compensating inter-stage amplifier non-linearity Calibration via parallel & slow ADC
EE247 Lecture 23 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Advanced calibration techniques Compensating inter-stage amplifier non-linearity Calibration via parallel
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationEE247 Lecture 22. Techniques to reduce flash ADC complexity (continued) Multi-Step ADCs
EE247 Lecture 22 Converters Techniques to reduce flash complexity (continued) MultiStep s TwoStep flash Pipelined s Effect of sub, subac, gain stage nonidealities on overall performance Error correction
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page Summary Last
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page 1 Summary Last
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationPipelined Analog-to-Digital Converters
Department of Electrical and Computer Engineering Pipelined Analog-to-Digital Converters Vishal Saxena Vishal Saxena -1- Multi-Step A/D Conversion Basics Vishal Saxena -2-2 Motivation for Multi-Step Converters
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationCMOS High Speed A/D Converter Architectures
CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.
More informationA single-slope 80MS/s ADC using two-step time-to-digital conversion
A single-slope 80MS/s ADC using two-step time-to-digital conversion The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationAsynchronous SAR ADC: Past, Present and Beyond. Mike Shuo-Wei Chen University of Southern California MWSCAS 2014
Asynchronous SAR ADC: Past, Present and Beyond Mike Shuo-Wei Chen University of Southern California MWSCAS 2014 1 Roles of ADCs Responsibility of ADC is increasing more BW, more dynamic range Potentially
More informationEE247 Lecture 20. Comparator architecture examples Flash ADC sources of error Sparkle code Meta-stability
EE247 Lecture 2 ADC Converters ADC architectures (continued) Comparator architectures Latched comparators Latched comparators incorporating preamplifier Sample-data comparators Offset cancellation Comparator
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationSummary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations Thermal noise due to switch resistance Sampling switch
More information2. ADC Architectures and CMOS Circuits
/58 2. Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationProposing. An Interpolated Pipeline ADC
Proposing An Interpolated Pipeline ADC Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Lab. Background 38GHz long range mm-wave system Role of long range mm-wave Current Optical
More informationAnother way to implement a folding ADC
Another way to implement a folding ADC J. Van Valburg and R. van de Plassche, An 8-b 650 MHz Folding ADC, IEEE JSSC, vol 27, #12, pp. 1662-6, Dec 1992 Coupled Differential Pair J. Van Valburg and R. van
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationLecture 21. Analog-to-Digital Converters (continued) Residue Type ADCs
Lecture 21 Analogtoigital Converters (continued) Residue Type s Twotep flash Pipelined s Concept and basics of the architecture Effect of building block nonidealities on overall performance ub ubac ain
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationA 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier
A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationEE247 Lecture 16. EECS 247 Lecture 16: Data Converters- DAC Design & Intro. to ADCs 2009 Page 1
EE47 Lecture 6 D/A Converters (continued) Self calibration techniques Current copiers (last lecture) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationDesign And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu
Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu Gireeja D. Amin Assistant Professor L. C. Institute of
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Final Exam EECS 247 H. Khorramabadi Tues., Dec. 14, 2010 FALL 2010 Name: SID: Total number of
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationA 12b 50MS/s 2.1mW SAR ADC with redundancy and digital background calibration
A b 5MS/s.mW SAR ADC with redundancy and digital background calibration The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As
More informationDesign of High-Resolution MOSFET-Only Pipelined ADCs with Digital Calibration
Design of High-Resolution MOSET-Only Pipelined ADCs with Digital Calibration Hamed Aminzadeh, Mohammad Danaie, and Reza Lotfi Integrated Systems Lab., EE Dept., erdowsi University of Mashhad, Mashhad,
More informationArchitectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA
Architectures and circuits for timeinterleaved ADC s Sandeep Gupta Teranetics, Santa Clara, CA Outline Introduction to time-interleaved architectures. Conventional Sampling architectures and their application
More informationA/D Conversion and Filtering for Ultra Low Power Radios. Dejan Radjen Yasser Sherazi. Advanced Digital IC Design. Contents. Why is this important?
1 Advanced Digital IC Design A/D Conversion and Filtering for Ultra Low Power Radios Dejan Radjen Yasser Sherazi Contents A/D Conversion A/D Converters Introduction ΔΣ modulator for Ultra Low Power Radios
More informationA 35 fj 10b 160 MS/s Pipelined- SAR ADC with Decoupled Flip- Around MDAC and Self- Embedded Offset Cancellation
Y. Zu, C.- H. Chan, S.- W. Sin, S.- P. U, R.P. Martins, F. Maloberti: "A 35 fj 10b 160 MS/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self- Embedded Offset Cancellation"; IEEE Asian Solid-
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationA 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction. Andrea Panigada, Ian Galton
A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction Andrea Panigada, Ian Galton University of California at San Diego, La Jolla, CA INTEGRATED SIGNAL PROCESSING
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationA new structure of substage in pipelined analog-to-digital converters
February 2009, 16(1): 86 90 www.sciencedirect.com/science/journal/10058885 The Journal of China Universities of Posts and Telecommunications www.buptjournal.cn/xben new structure of substage in pipelined
More informationEE247 Lecture 17. EECS 247 Lecture 17: Data Converters 2006 H.K. Page 1. Summary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) DAC dynamic non-idealities DAC design considerations Self calibration techniques Current copiers Dynamic element matching DAC reconstruction filter ADC Converters
More informationA Multichannel Pipeline Analog-to-Digital Converter for an Integrated 3-D Ultrasound Imaging System
1266 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 7, JULY 2003 A Multichannel Pipeline Analog-to-Digital Converter for an Integrated 3-D Ultrasound Imaging System Kambiz Kaviani, Student Member,
More informationHigh-Speed Analog to Digital Converters. ELCT 1003:High Speed ADCs
High-Speed Analog to Digital Converters Ann Kotkat Barbara Georgy Mahmoud Tantawi Ayman Sakr Heidi El-Feky Nourane Gamal 1 Outline Introduction. Process of ADC. ADC Specifications. Flash ADC. Pipelined
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Project submission: Project reports due Dec. 5th Please make an appointment with the instructor for a 15minute meeting on Monday Dec. 8 th Prepare to give a 3 to 7 minute
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationWideband Sampling by Decimation in Frequency
Wideband Sampling by Decimation in Frequency Martin Snelgrove http://www.kapik.com 192 Spadina Ave. Suite 218 Toronto, Ontario, M5T2C2 Canada Copyright Kapik Integration 2011 WSG: New Architectures for
More informationWorkshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.
Workshop ESSCIRC Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC 17. September 2010 Christof Dohmen Outline System Overview Analog-Front-End Chopper-Amplifier
More information2.5GS/s Pipelined ADC with Background. Linearity Correction
A14b25GS/s8-Way-Interleaved 2.5GS/s Pipelined ADC with Background Calibration and Digital it Dynamic Linearity Correction B. Setterberg 1, K. Poulton 1, S. Ray 1, D.J. Huber 1, V. Abramzon 1, G. Steinbach
More informationArchitectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters
0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta
More information1.5 bit-per-stage 8-bit Pipelined CMOS A/D Converter for Neuromophic Vision Processor
1.5 bit-per-stage 8-bit Pipelined CMOS A/D Converter for Neuromophic Vision Processor Yilei Li, Li Du 09212020027@fudan.edu.cn Abstract- Neuromorphic vision processor is an electronic implementation of
More informationA Successive Approximation ADC based on a new Segmented DAC
A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s
More informationIntegrated Microsystems Laboratory. Franco Maloberti
University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art
More informationAnalog to Digital Converters
Analog to Digital Converters ADC review ADC Types Pipelined Data Converter Design Basic concepts eview existing approaches Pipelined Design Strategies 1 Analog to Digital Converters Most widely used mixed-signal
More informationA VCO-Based ADC Employing a Multi- Phase Noise-Shaping Beat Frequency Quantizer for Direct Sampling of Sub-1mV Input Signals
A VCO-Based ADC Employing a Multi- Phase Noise-Shaping Beat Frequency Quantizer for Direct Sampling of Sub-1mV Input Signals Bongjin Kim, Somnath Kundu, Seokkyun Ko and Chris H. Kim University of Minnesota,
More informationIMPLEMENTING THE 10-BIT, 50MS/SEC PIPELINED ADC
98 CHAPTER 5 IMPLEMENTING THE 0-BIT, 50MS/SEC PIPELINED ADC 99 5.0 INTRODUCTION This chapter is devoted to describe the implementation of a 0-bit, 50MS/sec pipelined ADC with different stage resolutions
More informationCAPACITOR mismatch is a major source of missing codes
1626 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 7, JULY 2008 An 11-Bit 45 MS/s Pipelined ADC With Rapid Calibration of DAC Errors in a Multibit Pipeline Stage Imran Ahmed, Student Member, IEEE,
More informationA Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter
A Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter Quentin Diduck, Martin Margala * Electrical and Computer Engineering Department 526 Computer Studies Bldg., PO Box 270231 University
More informationA 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.2, APRIL, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.2.281 ISSN(Online) 2233-4866 A 4b/cycle Flash-assisted SAR ADC with
More informationDesign of Analog Integrated Systems (ECE 615) Outline
Design of Analog Integrated Systems (ECE 615) Lecture 9 SAR and Cyclic (Algorithmic) Analog-to-Digital Converters Ayman H. Ismail Integrated Circuits Laboratory Ain Shams University Cairo, Egypt ayman.hassan@eng.asu.edu.eg
More informationA 0.55 V 7-bit 160 MS/s Interpolated Pipeline ADC Using Dynamic Amplifiers
A 0.55 V 7-bit 160 MS/s Interpolated Pipeline ADC Using Dynamic Amplifiers James Lin, Daehwa Paik, Seungjong Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationDesign Approaches for Low-Power Reconfigurable Analog-to-Digital Converters
Design Approaches for Low-Power Reconfigurable Analog-to-Digital Converters A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science in the Graduate School of The
More informationA VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping
A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.
More informationCONTINUOUS DIGITAL CALIBRATION OF PIPELINED A/D CONVERTERS
CONTINUOUS DIGITAL CALIBRATION OF PIPELINED A/D CONVERTERS By Alma Delić-Ibukić B.S. University of Maine, 2002 A THESIS Submitted in Partial Fulfillment of the Requirements for the Degree of Master of
More information620 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 3, MARCH /$ IEEE
620 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 3, MARCH 2010 A 12 bit 50 MS/s CMOS Nyquist A/D Converter With a Fully Differential Class-AB Switched Op-Amp Young-Ju Kim, Hee-Cheol Choi, Gil-Cho
More informationDesign of a High-speed, High-resolution ADC for Medical Ultrasound Applications -
The figures of merit (FoMs) encompassing power, effective resolution and speed rank the dynamic performance of the ADC core among the best in its class. J. Bjørnsen: Design of a High-speed, High-resolution
More informationIndex terms: Analog to Digital conversion, capacitor sharing, high speed OPAMP-sharing pipelined analog to digital convertor, Low power.
Pipeline ADC using Switched Capacitor Sharing Technique with 2.5 V, 10-bit Ankit Jain Dept. of Electronics and Communication, Indore Institute of Science & Technology, Indore, India Abstract: This paper
More informationA Digitally Enhanced 1.8-V 15-b 40- Msample/s CMOS Pipelined ADC
A Digitally Enhanced.8-V 5-b 4- Msample/s CMOS d ADC Eric Siragusa and Ian Galton University of California San Diego Now with Analog Devices San Diego California Outline Conventional PADC Example Digitally
More informationDESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY
DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY Neha Bakawale Departmentof Electronics & Instrumentation Engineering, Shri G. S. Institute of
More informationAbstract Abstract approved:
AN ABSTRACT OF THE DISSERTATION OF Taehwan Oh for the degree of Doctor of Philosophy in Electrical and Computer Engineering presented on May 29, 2013. Title: Power Efficient Analog-to-Digital Converters
More informationANALOG-TO-DIGITAL CONVERTER FOR INPUT VOLTAGE MEASUREMENTS IN LOW- POWER DIGITALLY CONTROLLED SWITCH-MODE POWER SUPPLY CONVERTERS
ANALOG-TO-DIGITAL CONVERTER FOR INPUT VOLTAGE MEASUREMENTS IN LOW- POWER DIGITALLY CONTROLLED SWITCH-MODE POWER SUPPLY CONVERTERS Aleksandar Radić, S. M. Ahsanuzzaman, Amir Parayandeh, and Aleksandar Prodić
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationDesign of an Assembly Line Structure ADC
Design of an Assembly Line Structure ADC Chen Hu 1, Feng Xie 1,Ming Yin 1 1 Department of Electronic Engineering, Naval University of Engineering, Wuhan, China Abstract This paper presents a circuit design
More informationTuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo.
Nyquist Analog to Digital it Converters Tuesday, March 1st, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo 3.1 Introduction 3.1.1 DAC applications
More informationLecture 390 Oversampling ADCs Part I (3/29/10) Page 390-1
Lecture 390 Oversampling ADCs Part I (3/29/0) Page 390 LECTURE 390 OVERSAMPLING ADCS PART I LECTURE ORGANIZATION Outline Introduction Deltasigma modulators Summary CMOS Analog Circuit Design, 2 nd Edition
More informationRECENTLY, low-voltage and low-power circuit design
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 4, APRIL 2008 319 A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-m CMOS ADC Operating Down to 0.5 V Hee-Cheol Choi, Young-Ju
More informationA Current-Measurement Front-End with 160dB Dynamic Range and 7ppm INL
A Current-Measurement Front-End with 160dB Dynamic Range and 7ppm INL Chung-Lun Hsu and Drew A. Hall University of California, San Diego, La Jolla, CA, USA International Solid-State Circuits Conference
More informationCascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University
Cascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University Bruce A. Wooley - 1 - Copyright 2005, Stanford University Outline Oversampling modulators for A-to-D conversion
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationInternational Journal of Advance Engineering and Research Development. Design of Pipelined ADC for High Speed Application
g Scientific Journal of Impact Factor(SJIF): 3.134 e-issn(o): 2348-4470 p-issn(p): 2348-6406 International Journal of Advance Engineering and Research Development Volume 2,Issue 4, April -2015 Design of
More informationSummary of Last Lecture
EE247 Lecture 2 ADC Converters (continued) Successive approximation ADCs (continued) Flash ADC Flash ADC sources of error Sparkle code Meta-stability Comparator design EECS 247 Lecture 2: Data Converters
More informationCascaded Noise-Shaping Modulators for Oversampled Data Conversion
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion Bruce A. Wooley Stanford University B. Wooley, Stanford, 2004 1 Outline Oversampling modulators for A/D conversion Cascaded noise-shaping
More informationPhase-Locked Loops and Their Applications. Advanced PLL Examples (Part II)
Short Course On Phase-Locked Loops and Their Applications Day 5, PM Lecture Advanced PLL Examples (Part II) Michael Perrott August 15, 2008 Copyright 2008 by Michael H. Perrott All rights reserved. Outline
More informationFundamentals of Data Conversion: Part I.1
Fundamentals of Data Conversion: Part I.1 Sebastian Hoyos http://ece.tamu.edu/~hoyos/ Several of these slides were provided by Dr. Jose Silva-Martinez and Dr. Jun Zhou Outline Fundamentals of Analog-to-Digital
More informationA Rail-to-Rail Input 12b 2 MS/s 0.18 µm CMOS Cyclic ADC for Touch Screen Applications
160 HEE-CHEOL CHOI et al : A RAIL-TO-RAIL INPUT 12B 2 MS/S 0.18 µm CMOS CYCLIC ADC FOR TOUCH SCREEN APPLICATIONS A Rail-to-Rail Input 12b 2 MS/s 0.18 µm CMOS Cyclic ADC for Touch Screen Applications Hee-Cheol
More informationThe need for Data Converters
The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital conversion) DIGITAL PROCESSOR (Microprocessor) POST-PROCESSING (Digital
More informationA Two- Bit- per- Cycle Successive- Approximation ADC with Background Offset Calibration
M. Casubolo, M. Grassi, A. Lombardi, F. Maloberti, P. Malcovati: "A Two-Bit-per- Cycle Successive-Approximation ADC with Background Calibration"; 15th IEEE Int. Conf. on Electronics, Circuits and Systems,
More informationDESIGN OF LOW POWER VCO ENABLED QUANTIZER IN CONTINUOUS TIME SIGMA DELTA ADC FOR SIGNAL PROCESSING APPLICATION
ISSN: 2395-1680 (ONLINE) DOI: 10.21917/ijme.2016.0033 ICTACT JOURNAL ON MICROELECTRONICS, APRIL 2016, VOLUME: 02, ISSUE: 01 DESIGN OF LOW POWER VCO ENABLED QUANTIZER IN CONTINUOUS TIME SIGMA DELTA ADC
More informationWorking with ADCs, OAs and the MSP430
Working with ADCs, OAs and the MSP430 Bonnie Baker HPA Senior Applications Engineer Texas Instruments 2006 Texas Instruments Inc, Slide 1 Agenda An Overview of the MSP430 Data Acquisition System SAR Converters
More informationNOISE IN SC CIRCUITS
ECE37 Advanced Analog Circuits Lecture 0 NOISE IN SC CIRCUITS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen Understanding of CMOS analog circuit
More information3. DAC Architectures and CMOS Circuits
1/30 3. DAC Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationSTATE-OF-THE-ART read channels in high-performance
258 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 2, FEBRUARY 2007 A 6-bit 800-MS/s Pipelined A/D Converter With Open-Loop Amplifiers Ding-Lan Shen, Student Member, IEEE, and Tai-Cheng Lee, Member,
More informationAn Optimized DAC Timing Strategy in SAR ADC with Considering the Overshoot Effect
Journal of Electrical and Electronic Engineering 2015; 3(2): 19-24 Published online March 31, 2015 (http://www.sciencepublishinggroup.com/j/jeee) doi: 10.11648/j.jeee.20150302.12 ISSN: 2329-1613 (Print);
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3 25.3 A 96dB SFDR 50MS/s Digitally Enhanced CMOS Pipeline A/D Converter K. Nair, R. Harjani University of Minnesota, Minneapolis, MN Analog-to-digital
More informationData Converters. Springer FRANCO MALOBERTI. Pavia University, Italy
Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More information