Advanced Domino Circuit Design
|
|
- Rafe Nichols
- 6 years ago
- Views:
Transcription
1 Advanced Domino Circuit Design Part I: Gates & Sequencing David Harris Harvey Mudd College
2 Outline Domino Circuits Domino Sequencing Nonmonotonic Techniques Advanced Domino Circuit Design Slide 2
3 Logic Static CMOS is slow from big input transistors gates use clocked precharge transistor Operate in two steps: precharge and evaluate Static NOR3 A 6 φ B 6 A C 6 Y NOR3 1 precharge transistor 2 B 2 C 2 2 foot Y φ Precharge Evaluate Precharge Y Advanced Domino Circuit Design Slide 3
4 Feet Foot transistor prevents contention between precharge and evaluation Can be left off if inputs are low during precharge footed unfooted φ Y φ Y inputs f inputs f Advanced Domino Circuit Design Slide 4
5 Logical Effort gates are 1.5-2x faster because of low C in Inverter NAND2 NOR2 static A 2 2 A 4 Y 2 A B Y 2 4 Y 1 B g = 3/3 g = 4/3 g = 5/3 unfooted φ A 1 1 φ 1 Y Y A 2 φ 1 Y B 2 A 1 B 1 g d = 1/3 g d = 2/3 g d = 1/3 footed φ A φ 1 Y 1 Y A 3 φ 1 Y 2 B 3 A 2 B 2 2 g d = 2/3 3 g d = 3/3 2 g d = 2/3 Advanced Domino Circuit Design Slide 5
6 Monotonicity Inputs to dynamic gates must be monotonically rising while gate is in evaluation A can go 0 -> 0, 0 -> 1, 1 -> 1 but not 1 -> 0 A violates monotonicity during evaluation φ Precharge Evaluate Precharge Y Output should rise but does not Advanced Domino Circuit Design Slide 6
7 Cascading Gates But dynamic outputs are monotonically falling Can t cascade dynamic gates with same clock A = 1 φ A X Y φ Precharge Evaluate X Precharge X monotonically falls during evaluation Y Y should rise but cannot Advanced Domino Circuit Design Slide 7
8 Domino Logic Alternate dynamic gates with static inverters Skew inverters HI to favor critical rising outputs φ Precharge Evaluate Precharge domino AND W A B φ W X Y Z C X Y dynamic NAND inverter static φ A B W H C X φ Z Y H Z = A B φ X C φ Z Advanced Domino Circuit Design Slide 8
9 Logic in the Static Stage Domino gate = dynamic gate + static gate Static gate may do logic as well φ S0 S1 S2 S3 D0 D1 D2 D3 φ H Y S4 S5 S6 S7 D4 D5 D6 D7 Advanced Domino Circuit Design Slide 9
10 Dual-Rail Domino Domino computes noninverting functions (AND, OR) Dual-rail domino can compute all functions Y_l inputs f φ f Y_h Y_l = A*B A_l B_l φ φ A_h B_h Y_h = A*B φ Y_l = A xnor B A_h A_l φ A_l A_h Y_h = A xor B B_l B_h φ Advanced Domino Circuit Design Slide 10
11 Keepers node floats when 1 during evaluation Keeper provides weak feedback to hold state φ A X width: min length: L H Y φ A X H width: min length: L-min Y width: min length: min Y_l φ A_l A_h Y_h φ Advanced Domino Circuit Design Slide 11
12 Noise-Tolerant Precharge NTP uses very small pmos input transistors Compared to keepers, NTP is slower for same noise margin, but can (eventually) recover from upsets A B.4 φ.4φ Y Delay (ps) Footed NTP Footless NTP Noise Margin (% of V DD ) Footed Feedback Keeper Footless Feedback Keeper Advanced Domino Circuit Design Slide 12
13 Burn-In Keepers Leakage is a problem during high temp Need strong keeper for burn-in but don t want to slow gate during normal operation φ X normal mode keeper BI burn-in keeper H Y inputs f Advanced Domino Circuit Design Slide 13
14 Charge Sharing gates are prone to charge sharing noise Secondary precharge transistor solves problem φ φ A B x C x Y C Y A Y Charge sharing noise φ A B x Y secondary precharge transistor x Advanced Domino Circuit Design Slide 14
15 Multiple Output Domino Logic One dynamic gate may drive multiple outputs Especially useful for adder carry chains φ φ P 1 G 1 C 1 C 0 G 3 P 3 P 1 G 1 c 3 φ φ C 2 P 2 G 2 P 1 G 1 C 0 P 3 P 1 G 1 C P G G 3 φ P 3 P 1 G 1 C 0 C P G C G 3 3 C 2 C 1 C 0 C 0 Advanced Domino Circuit Design Slide 15
16 Sneak Paths Sneak paths can cause improper evaluation Prevented through mutual exclusion φ 1 1 C C C 2 C 1 sneak path Advanced Domino Circuit Design Slide 16
17 NORA & Zipper NP Domino / NO-Race alternate dynamic nmos and pmos stages Usually a bad idea: footed pmos worse than static Also very sensitive to noise. AT&T CRISP µproc Similar to Zipper domino φ φ φ φ inputs stable during clk=1 n-logic f p-logic f n-logic f A B Y other p blocks other n blocks dynamic pmos NAND gate Advanced Domino Circuit Design Slide 17
18 Noise Domino is sensitive to many noise sources including Leakage keepers Charge sharing secondary precharge Capacitive coupling spacing & shielding Back gate coupling circuit design Power supply noise good supply grid Minority carrier injection avoid injectors Soft errors adequate capacitance Advanced Domino Circuit Design Slide 18
19 Outline Domino Circuits Domino Sequencing Nonmonotonic Techniques Advanced Domino Circuit Design Slide 19
20 Traditional Domino Sequencing One half-cycle evaluates while other recharges Latches hold results of stage that recharges T c clk clk clk clk clk clk clk clk clk clk clk clk Static Static Static Latch t pdq Static Static Static Latch t pdq Advanced Domino Circuit Design Slide 20
21 Clock Skew Path starts on latest skewed rising edge of clock Must complete before earliest skewed falling edge T c clk clk clk clk clk clk clk clk clk clk Static Static Latch Static Static Latch t setup t skew Advanced Domino Circuit Design Slide 21
22 Sequencing Overhead Latch and clock skew overhead in each half-cycle T logic = T c {2t setup + 2t skew } Also unable to borrow time between half-cycles to balance paths Traditional domino sequencing has too much overhead to be practical Most companies have developed some skewtolerant alternative to eliminate latches and overhead Advanced Domino Circuit Design Slide 22
23 Eliminating Latches If clocks overlap, latches aren t required to hold the data when a half-cycle precharges No latch at phase boundary φ 1 Nonoverlapping clocks: data lost φ 1 Overlapping clocks: data captured φ 1 φ 2 φ 2 φ 2 a Static b c d Static a b a b c c Advanced Domino Circuit Design Slide 23
24 Skew-Tolerant Domino Sequencing Skew-tolerant domino techniques use multiple overlapping clock phases and eliminate latches to achieve zero sequencing overhead Many ways to do this: OTB, N-phase, Delayed Reset, Self-Resetting, Postcharge, SRCMOS, Global STP Full keeper holds state when input precharges φ f H weak full keeper transistors X Advanced Domino Circuit Design Slide 24
25 Time Borrowing Skew-tolerant domino permits time borrowing t logic = T c ; t borrow = t overlap t skew t overlap t borrow t skew φ 1 φ 2 φ 1 φ 1 φ 1 φ 1 φ 1 φ 2 φ 2 φ 2 Static Static Static Static Static Static Static Static Phase 1 Phase 2 Advanced Domino Circuit Design Slide 25
26 Opportunistic Time Borrowing Domino Used on Itanium; two phases but no latches clk clkd clkb clkbd clk clkd clkd clkd clkb clkbd clkbd clkbd Static Static Static Static Static Static Static Static Phase 1 Phase 2 Advanced Domino Circuit Design Slide 26
27 N-Phase Domino In general, N overlapping phases for more overlap φ 1 φ 2 φ 3 φ 4 φ 1 φ 1 φ 2 φ 2 φ 3 φ 3 φ 4 φ 4 Static Static Static Static Static Static Static Static Phase 1 Phase 2 Phase 3 Phase 4 Advanced Domino Circuit Design Slide 27
28 Four-Phase Domino Itanium 2 uses four-phase Skew-Tolerant Domino Simple clock generation at clock gaters Delay each phase by ¼ cycle Optional clock choppers can increase overlap en clk φ 1 φ 2 φ 3 φ 4 Advanced Domino Circuit Design Slide 28
29 Delayed Reset Alternatively, use one phase per gate in cycle Delayed Reset, Cascaded Reset Delayed Clocking (IBM & Sun) Can use both clock edges clk φ 1 φ 2 φ 3 φ 1 φ 2 φ 3 φ 4 φ 5 φ 6 φ 1 Static Static Static Static Static Static Static φ 4 φ 5 φ 6 Advanced Domino Circuit Design Slide 29
30 More Delayed Reset Or just one clk These N-phase techniques are well-suited to unfooted gates φ 1 φ 2 φ 3 φ 4 φ 1 φ 2 φ 3 φ 4 φ 5 φ 6 φ 1 Static Static Static Static Static Static Static φ 5 φ 6 Advanced Domino Circuit Design Slide 30
31 Self-Resetting Domino Instead of supplying clock, use self-resetting gate Gate precharges itself five gate delays after evaluating No power consumed when gate is idle, but complicated timing analysis Ideal for RAM decoders A A Y reset f reset timing chain H reset Y optional reset of skewed gate Advanced Domino Circuit Design Slide 31
32 Predicated Self-Reset Self-resetting domino requires pulsed inputs Predicated self-resetting domino stretches output pulse until input pulse has ended reset A B f H reset Y Advanced Domino Circuit Design Slide 32
33 Postcharge Logic Unfooted self-resetting n and p dynamic gates Used to rapidly amplify leading edge of chip select in CS RAM chips φ pb φ 1 φ 1b φ 2 Pulse Generator φ 2b CS φ pb φ 3 φ 3b φ φ 1 φ 2 φ 3 φ φ 1b φ 2b φ 3b To large clocked nodes Advanced Domino Circuit Design Slide 33
34 SRCMOS IBM variant of self-resetting gates with static eval. Turns gate into pseudo-nmos during low-speed test reset se X H Y A f reset Advanced Domino Circuit Design Slide 34
35 SRCMOS Example Amortize cost of self-resetting pulse generator across many gates. A f H φ 1 φ 1 Y 1 Y H 2 Y H 3 Y H 4 power-on reset f SRCMOS Datapath φ 2 φ 2 f φ 3 φ 3 Reset Timing Chain f φ 4 φ 4 se Y 1 _h Y 1 _l done Use a timing chain to produce delayed clocks. A Y 1 Y 2 Y 3 Y 4 done reset φ 1 φ 2 φ 3 φ 4 reset Pulse Generator Advanced Domino Circuit Design Slide 35
36 Global Self-Terminating Precharge Intel variant of self-resetting gates from Pentium 4 Derives initial pulse from frequency doubler p k H H Reset Timing Chain φ 2 φ 3 p k H H φ 4 φ 5 Frequency Doubler p k p k p k p k p φ 6 k k X clk (2 GHz) φ 1 H A Y H 1 Y H 2 Y Y 4 H 3 H (4 GHz) f f f f Datapath Stages Advanced Domino Circuit Design Slide 36
37 Summary Skew-tolerant domino uses overlapping phases to eliminate latches and sequencing overhead More overlap permits more time borrowing How to generate clock: Global number of fixed phases Simplest option, easy to analyze Inverter chain with one gate per stage More convenient for unfooted gates Self-resetting pulse generator Saves clock power, very complicated design Advanced Domino Circuit Design Slide 37
38 Outline Domino Circuits Domino Sequencing Nonmonotonic Techniques Advanced Domino Circuit Design Slide 38
39 Nonmonotonic Techniques gates require monotonically rising inputs during evaluation so dynamic gates with same clock cannot be cascaded Domino provides these but only computes noninverting functions Dual-rail domino computes any function but is costly Nonmonotonic dynamic techniques cascade dynamic gates with delayed clocks so first gate settles before second evaluates Advanced Domino Circuit Design Slide 39
40 NOR-NOR Functions gates make very fast NORs NOR NOR cascade attractive (= AND OR) Require nonmonotonic techniques AND Plane OR Plane Inputs Outputs Advanced Domino Circuit Design Slide 40
41 Clock-Delayed Domino Delay the clock to the second dynamic gate Add 30% margin for process/environmental variation Less margin with replica delay lines A = 1 delay φ2 φ 1 Precharge Evaluate Precharge φ 1 A X Y φ2 X X monotonically falls during evaluation Y Y correctly remains high if X falls before φ 2 rises possible precharge race Advanced Domino Circuit Design Slide 41
42 Delay Elements φ 1 φ 1 V ref Buffers Switched capacitance φ 2 φ 2 φ 1 φ 1 φ 1 V ref φ 2 2 C big φ 2 Current-starved inverter φ V 1 V 2 V 3 Digitally controlled current-starved inverter φ Dummy gate φ 2 Matched delay To next S 0 S dynamic 1 D 0 D gate 1 Datapath Advanced Domino Circuit Design Slide 42
43 Race-based Logic Another common problem is a fast AND function (e.g. memory decoder) NAND uses series transistors. NOR uses parallel. Prefer to recast as NOR of inverted inputs But need a monotonically rising output to drive subsequent domino stages Several tricky circuits depend on races: Annihilation gates (Itanium2) Latched domino Complementary Signal Generator (Intel) Advanced Domino Circuit Design Slide 43
44 Annihilation Gates X = ~(A + B + C + D); Y = ABCD W begins to pull low, but recovers if X falls rapidly weak weak φ X φ W A B C D Logic function φ Y NOR Domino Buffer φ A X W Y Advanced Domino Circuit Design Slide 44
45 Latched Domino Latched Domino uses a different keeper structure Y_l weak φ X φ W weak Y_h A B C D Logic function φ Advanced Domino Circuit Design Slide 45
46 Complementary Signal Generator CSG uses a cross-coupled keeper weak φ X φ weak W A B C D Logic function φ φ φ A X W Advanced Domino Circuit Design Slide 46
47 Output Prediction Logic Race-based logic suggests that inputs need not be monotonically rising so long as keeper can recover. Output Predication Logic directly cascades dynamic gates, as in Clock-Delayed Domino. But clock delays are short enough that stages will glitch. NTP gates are used to recover well. If the delays are too short, the glitches will flip the gate and recovery is very slow. If the delays are too long, the circuit behaves as CD Domino. If the glitches are just right, the circuit could be very fast. Advanced Domino Circuit Design Slide 47
48 OPL Waveforms Path delay depends on delay line length and pmos widths in NTP gates. A B C D E F C p φ 1 φ 2 φ 3 φ 4 φ 5 φ B C D B E F D F B D F φ 1-6 φ 1 φ 2 φ 3 φ 6 φ 1 φ time (ps) C E time (ps) C E time (ps) Path Delay (ps) P=5 P=3 P= Clock Delay (ps) Advanced Domino Circuit Design Slide 48
49 OPL Summary OPL seems attractive because it is extremely fast But The best delays are very short. How do we really generate them? How much margin must be provided for process and environmental variations? OPL advantages have yet to be convincingly demonstrated in silicon Advanced Domino Circuit Design Slide 49
50 Conclusion Domino is attractive for 1.5-2x speedup Careful design required for noise and monotonicity Traditional domino sequencing has much overhead Skew-tolerant domino eliminates this overhead Many flavors of skew-tolerant domino with clocked and self-timed precharge Nonmonotonic structures exploit very fast dynamic NORs Advanced Domino Circuit Design Slide 50
51 Part 2 A Domino Methodology and Some Common Pitfalls Tom Grutkowski Intel Tom Grutkowski Advanced Domino Circuit Design Slide 51
52 Outline of remainder of Goals tutorial. A Detail discussion of a complete domino methodology in use on a production microprocessor. Outline some of the common pitfalls found in domino design. Illustrate some actual silicon bugs. Inspire a little fear. Advanced Domino Circuit Design Slide 52
53 Itanium 2 Background Co developed by Intel and HP. Implement EPIC ISA Code Names: McKinely: 180 nm product. Madison: 130 nm product. Runs up to 1.5 GHz. 130 Watts limit for both 180 nm and 130 nm products. Area. McKinley:421 mm 2 Madison: 374 mm 2 Advanced Domino Circuit Design Slide 53
54 Itanium 2 Domino Circuitry Integer execution unit 6 pipes, single cycle bypass. Multi-Media pipes. 6 pipes, two cycle latency. 2 Floating Point FMAC/FMISC units Much of the pipe control. Out of order control issue logic for 2 nd level cache. Register file. Integer and Floating Point Register File 60+ miscellaneous register files. Advanced Domino Circuit Design Slide 54
55 Itanium 2 Methodology How can we improve on OTB? OTB Features: Provides for removal of latches. Allows time borrowing across clock phases. What would we like? Small, flexible, and robust. Scan capability on dynamic latches. Standard interface from dynamic to static. Standard interface from static to dynamic. Limit number of clocks. Advanced Domino Circuit Design Slide 55
56 Why Scan Capable Domino? What is scan? Ability to observe and control state elements through a serial chain controlled by the Test Access Port (TAP). Enables small portions of the design to be tested and debugged in isolation. Two varieties Destructive: Data in state elements destroyed during scan operation. Non-Destructive: Data in state elements preserved. Definitions: Full Scan=> All State Elements are scanned. ROSL => Read Only Scan Latch; no controls Scan base testing is used at wafer sort to isolate manufacturing defects before packaging. Itanium 2 example: Single Cycle: Integer Execution: 100% domino. Four Cycle Floating Point: 100% domino. Conclusion: Without a scan-capable domino methodology, scan vector coverage can be severely limited. Advanced Domino Circuit Design Slide 56
57 Scan Capable Domino latch. Clock First Step: Change Half Keeper -> Full Keeper Inputs Nmos Pulldown network noh Clock Clock Full Holder allows noh to hold a low arbitrarily long after inputs have precharged away. Inputs Clock Nmos Pulldown network noh Advanced Domino Circuit Design Slide 57
58 Where do we scan? CK NCK CK? NCK? Phase 1 Logic Nmos Pulldown network noh Phase 2 Logic Nmos Pulldown network noh CK? NCK? CK NCK We would like to observe, and control this point! Or this point. Advanced Domino Circuit Design Slide 58
59 Scanning Data In CK Observing state element relatively easy. CK Nmos Pulldown network noh Want to force date here. Attach ROSL to node. Impossible to scan data into noh without significant drive fight. When CK is low, noh is being pulled high by precharge FET. When CK is high, would fight against evaluation stack. Advanced Domino Circuit Design Slide 59
60 Latch Converter RCK Inputs ECK Nmos Pulldown network noh shift sin shift shift shift Z To next DLC From previous DLC sout CK ECK RCK Advanced Domino Circuit Design Slide 60
61 Bolting on a DLC Domino NAND Gate Latch Converter shift shiftb a b RCK noh sin noh z ECK RCK noh Complete Full Keeper ECK z sout RCK Extra drive to raise noh high within a pulse width. shiftb Advanced Domino Circuit Design Slide 61
62 Generating RCK and ECK Local Generation No significant RC concerns. Area expensive. Need a generator for each latch. Used in domino control. Global generation Used in data path applications Need to control RC Especially on RCK Tolerable Skew: ~2-3% of cycle time Area efficient. One generator for each register. ck eck CK Domino Gates rck Clock Gaters DLCed Gates Advanced Domino Circuit Design Slide 62
63 Concerned about Pulse? Pulse Concerns. Must be sufficient long enough to properly pre-charge noh node. Must also have limited overlap with ECK to avoid excessive short-circuit current, and delayed evaluation. Itanium 2 already uses Pulse Latches for Static Flip Flops. Establish methodology for distributing pulse clocks. RCK add only incremental risk. Advanced Domino Circuit Design Slide 63
64 Summary of DLC Benefits Flexibility Any standard dynamic gate can be converted DLC. Small Overhead A DLC consist as few as 12 transistors. Creates a static output. A signal generated by a first phase DLC will remain stable throughout the second phase. This saves on the need for extra latches or catchers. Scan Capable. Enables nearly full scan across the design. Tremendous benefit in silicon debug. Sequential depth ~ 1. Advanced Domino Circuit Design Slide 64
65 Static to Interface Problem: How do we take a static signal and introduce it to a dynamic circuit? Domino input must either be stable on CK rising edge, or monotonically rising. D Latch Q Static Logic D? Q CK Nmos Pulldown network noh CK CK CK Cycle 1 Cycle 2 Advanced Domino Circuit Design Slide 65
66 Some Options CK Flip Flop Just doesn t work! Not stable, not monotonic. NCK Flip Flop Domino input will be stable on rising CK. Previous static stage limited to a single phase. Waste phase of logic. NCK Transparent Latch Provides stable input to CK dynamic Cost: area and insertion delay. Advanced Domino Circuit Design Slide 66
67 Enter the Entry Latch ck in noh Replace single FET with simple logic functions. z a b Sized appropriately to create a virtual pulse Small and simple. Ability to do simple logic, helps negate any insertion delay. a b Advanced Domino Circuit Design Slide 67
68 Domino Pit Falls? Domino is sensitive to many noise sources including, we look at a few real world examples: Leakage keepers Charge sharing secondary precharge Capacitive coupling spacing & shielding Back gate coupling circuit design Power supply noise good supply grid Minority carrier injection avoid injectors Soft errors adequate capacitance Advanced Domino Circuit Design Slide 68
69 Noise Margin Sensitivities V t sensitivity. That which makes it fast, also makes it more dangerous. Static CMOS has a trip point which higher than a single Vt. Flip once, and lose! Once a dynamic circuit has switched, there is no recovery mechanisms. In a static circuit, noise glitches only cause failure when they are captured by latches. Static noise event normally results in frequency degradation, not a dead chip. Advanced Domino Circuit Design Slide 69
70 Capacitive Coupling AggressorSignal 1 Victim Aggressor Signal 2 ck ck noh z dynamic Victim noh z dynamic Feed thru noise to next circuit V t z static V t Advanced Domino Circuit Design Slide 70
71 Aside: The Shmoo Before looking at real world failures, we need to be familiar with this very important tool. A graphical representation of the performance characteristics of an IC The shmoo is named after creatures in the Lil Abner cartoon strip Believe it or not, shmoo is now a registered trademark! Advanced Domino Circuit Design Slide 71
72 Standard Speed path Shmoo Increasing Voltage Decreasing Frequency Advanced Domino Circuit Design Slide 72
73 Shmoo Usage Normally varies frequency and/or voltage See how chip responds at different operating points. Green is good =>passing; Red is failing The shape of the shmoo should be the first clue to the nature of the silicon failure. Can also vary other operating parameters, examples: Frequency vs. Temp; I/O Voltage versus Core voltage Advanced Domino Circuit Design Slide 73
74 Register File Failure Failure in general purpose register file. Seen only at High Voltage. (Shmoo) 1 st seen in system test. Appears coupling related. Test case transferred to stored response tester: Scan collected. Clearly indicated coupling issue. Bits only failing in single direction Reads are good. Writes are failing! Advanced Domino Circuit Design Slide 74
75 RF Write Failure Shmoo Increasing Voltage Decreasing Frequency Advanced Domino Circuit Design Slide 75
76 Register File Design Register File design challenges 128 entry x 65 bits 12 read ports, 8 write ports Write ports may be written by either the IEU or MMU. Must be capable of performing write back stage bypassing. Needs to area efficient. is_ieu is_mmu 128 entries in all IEU Register File MMU Advanced Domino Circuit Design Slide 76
77 Register Bit Line Writes Entry D Latch Q nck 128 Entries Entry Q D Latch pck wl x10 ports wl x10 ports pck ck ck IEU Driver Large Device write write MMU Driver CK PCK Sharp Edge bitline wl Advanced Domino Circuit Design Slide 77
78 Backside Probe Waveforms Actual drive on bitline. Coupled drive onto bitline Bitline Word Line Advanced Domino Circuit Design Slide 78
79 A Closer Look. ck Culprit Driver nck 1200 um of minimum width/space Metal 2 pck Culprit Driver This FET prevents the victim from being locally held during the noise event. Fix: simply remove this FET, and hold the bitline all the time Advanced Domino Circuit Design Slide 79
80 Lessons Learned Circuit Design Open Drain Buses are subject to failure. Usually feed skewed receivers. No substantial drivers on victim line during noise events (weakly held) When designing risky circuits, design team must stay current with all process file changes. Engineering Tradeoffs Odd are the circuit you re working on will NOT limit the speed of the chip Robustness is much more important than speed of any particular circuit! How much is that little tweak buying you in frequency. Is it worth it? Always ask the question: Can I make this circuit more robust? Advanced Domino Circuit Design Slide 80
81 2 nd Level Cache Coupling Failure seen on almost all patterns. Shmoo is characterized as a half flying saucer. Not seen on first silicon, only seen on new stepping which was tweaked for speed. Shmoo shape indicates: High voltage failure. Again noise issue is suspected. Reverse speed path nature indicates a frequency dependency for the coupling event. Straight forward debug process bring debug team to the read out of the 2 nd level Cache. Failure Advanced Domino Circuit Design Slide 81
82 2 nd Level Cache design. 256K Byte + ECC 8 Way Cache Pseudo 4 ported. If each port is accessing a separate bank than all 4 ports Control logic prevents bank conflicts 16 banks Advanced Domino Circuit Design Slide 82
83 Cache Read Circuitry Bank Read Way Select Bank Selection 16:1 Mux x8 Read Data Downstream Scan Data clearly indicates that this signal is corrupted. 0s are getting transformed into 1s. Advanced Domino Circuit Design Slide 83
84 A Closer Look. Way Muxs Precharge/ pull down. Driver. Each victim data line has 2 lateral attackers. Slow edges. Data Inputs (open drain) rck Read Data Each victim has only one lateral attack. Select lines are mutex. Select lines Drivers Precharge/Pull down Significant Orthogonal Coupling! This must be accounted for. Advanced Domino Circuit Design Slide 84
85 LVP Waveforms Coupling Event Advanced Domino Circuit Design Slide 85
86 Fix and Lessons Select line drivers changed to static drivers. nck To Bank Select Muxs To Bank Select Muxs Decoder Decoder Solution gives up a little speed for a robust design. Orthogonal metal coupling not properly accounted for. Three dimensional geometries need to be considered Reasonably pessimistic initial assumptions for all noise analysis. Advanced Domino Circuit Design Slide 86
87 Power Grid and Coupling Supply/ground on a chip is not equipotential. Any circuit is only as good as its underlying power grid! Especially true for domino circuitry. in ck Can be 100s or even 1000s ums. 10s-100s of millivolts ck noh Power grid most often cannot be verified by inspection. Simulations are required. Advanced Domino Circuit Design Slide 87
88 Domino and Large Drivers. CK CK Nmos Pulldown network noh Large Driver Large Interconnect Load Large drivers will dump transient current into the power grid. Affects the apparent trip point of local domino circuitry. Making circuit more sensitive to noise events. Avoid this practice, if forced: Smear out evaluation: have adjacent domino drivers evaluate on skewed clocks. Bypass Cap. Advanced Domino Circuit Design Slide 88
89 Fighting Coupling Use caution with highly ratioed gates Performance gain vs. noise margin reduction flattens out at somewhere between 4:1 and 6:1 for high skew devices. Avoid receiving long routes directly into domino gates. Will a static design work? In most case you will save power. Pseudo NMOS? Better noise immunity Anti-Miller Devices. Statizing a domino node. Orthogonal Metal Fill. Robust Power Grid. Advanced Domino Circuit Design Slide 89
90 Long Interconnect sel[0] 4:1 Mux attackers x4 attackers sel[0] x4 4:1 Mux with one static gate of noise rejection Advanced Domino Circuit Design Slide 90
91 Anti-Miller Devices A Full Bypassed Six-Issue Data path and Register File on the Itanium-2 Microprocessor ; E.S.Fetzer, et al. Simple and small. Inverter in series with a capacitor. Capacitor is formed using an NMOS FET with shorted source-drain. Any coupling event is offset by charge of opposite sense charge being dumped on victim line. Minimal frequency impact. Enabled fully packed metal routing on Itanium 2. Advanced Domino Circuit Design Slide 91
92 Statizing a Domino Circuit Two attackers. a b CK CK no h Adding small PFET adds significant noise immunity while minimally reducing circuit speed. Two attackers. B Input Failing for noise check. a b CK noh CK Advanced Domino Circuit Design Slide 92
93 Typical Charge Share Issue. CLK Domino Gate Storage node Interstitial parasitic capacitance High capacity node dumps charge from lower capacity node forcing domino gate to flip. Easy to avoid Interstitial precharges device. Place one hot signals on top FET of stacks. Advanced Domino Circuit Design Slide 93
94 Charge Share + Coupling ~7 FF ~7 FF Attacker ~45 FF Circuit switches between two banked registers. If switchback signal is slow enough, memory cell easily overcomes charge share. At the fastest corner of newest process, the circuit fails. Coupling onto d1 node combines to make problem much worse. Advanced Domino Circuit Design Slide 94
95 Leakage Failures Leakage is becoming a more significant concern as we move to tighter geometries. Leakage grows 2-4x per generation Biggest effect is on power dissipation. 180nm: < 5% of total power. 130nm: 10-30% 90nm: 50%? Circuits need to work in the face of this reality. Keeper sizing 180nm keeper sizing: 1% 90nm keeper sizing: 6% Burn-in exacerbates the situation. Temperature saturated at high end of spec. 1.2x to 1.3x use voltage : DIBL effects Advanced Domino Circuit Design Slide 95
96 Leakage Failure Shmoo Increasing Voltage Decreasing Frequency Advanced Domino Circuit Design Slide 96
97 Cache Dump Circuit This bitline is read = 1 One or more of these maybe 0. Stacked Weak Keeper din Leakage Paths Combines 4-16 local bit lines into a global bit line. This is a highly utilized circuit. 10s of thousands of usages. Similar versions found in nearly all caches. din nck Global bitline Predischage Logic Advanced Domino Circuit Design Slide 97
98 Layout Geometries Odd rows keeper fets Odd rows Col select fets S-shaped FETs are pinched causing higher leakage. Even rows keeper fets Even rows Col select fets Highly reproduced circuits need to have unquestioned robustness. Cache Circuits. Statistical Analysis -> Monty Carlo Simulation. Unexpected processing issues will cause a marginal design to fail. Risk Reward Assessment. (e.g. predischarge logic) Advanced Domino Circuit Design Slide 98
99 Pulse Precharge Pulse Precharge Load here will determine how feedback will shut off. Advanced Domino Circuit Design Slide 99
100 Pulse Precharge No Load Case sout node easily make it to full rail with RCK pulse. Worst Case Load sout is unable to fully precharge within pulse. Experience designer includes a switch to get wide pulse! Advanced Domino Circuit Design Slide 100
101 Some Final Words. Domino is here to stay. High performance designs demand the performance. Density benefits. Register Files. Large CAMs Muxes. Methodology Robustness is Job #1. Standardization. At most, solve a problem once per product. Minimize silicon debug issues. When to use domino? Consider static or pseudo-nmos. Make the proper tradeoffs. Advanced Domino Circuit Design Slide 101
102 A few more words. Multiple factors often combine to cause a silicon failure. Power grid, charge sharing, noise events, layout geometries, leakage, etc. Develop tools and an understanding that address the interplay of these factors. Problems need to found in pre-silicon. Post silicon failure are very expensive. Make the proper choices. Each risk should be balanced by sufficient benefit. Simulate, re-simulate, and then Question. Future process implications Increased Leakage. Coupling (faster edge, tighter geometries, hopefully low-k dielectric) Increased Process Variability Design for the future. Good Luck! Advanced Domino Circuit Design Slide 102
103 Backup Tom Grutkowski Advanced Domino Circuit Design Slide 103
104 Itanium 2 Die Photo Advanced Domino Circuit Design Slide 104
Lecture 19: Design for Skew
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004 Outline Clock Distribution Clock Skew Skew-Tolerant Circuits Traditional Domino Circuits Skew-Tolerant
More informationEE E6930 Advanced Digital Integrated Circuits. Spring, 2002 Lecture 7. Clocked and self-resetting logic I
EE E6930 Advanced Digital Integrated Circuits Spring, 2002 Lecture 7. Clocked and self-resetting logic I References CBF, Chapter 8 DP, Section 4.3.3.1-4.3.3.4 Bernstein, High-speed CMOS design styles,
More informationEE 330 Lecture 42. Other Logic Styles Digital Building Blocks
EE 330 Lecture 42 Other Logic Styles Digital Building Blocks Logic Styles Static CMOS Complex Logic Gates Pass Transistor Logic (PTL) Pseudo NMOS Dynamic Logic Domino Zipper Static CMOS Widely used Attractive
More informationLecture 10. Circuit Pitfalls
Lecture 10 Circuit Pitfalls Intel Corporation jstinson@stanford.edu 1 Overview Reading Lev Signal and Power Network Integrity Chandrakasen Chapter 7 (Logic Families) and Chapter 8 (Dynamic logic) Gronowski
More informationLecture 9: Clocking for High Performance Processors
Lecture 9: Clocking for High Performance Processors Computer Systems Lab Stanford University horowitz@stanford.edu Copyright 2001 Mark Horowitz EE371 Lecture 9-1 Horowitz Overview Reading Bailey Stojanovic
More informationEE 330 Lecture 44. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 44 Digital Circuits Other Logic Styles Dynamic Logic Circuits Course Evaluation Reminder - ll Electronic http://bit.ly/isustudentevals Review from Last Time Power Dissipation in Logic Circuits
More informationEE-382M-8 VLSI II. Early Design Planning: Back End. Mark McDermott. The University of Texas at Austin. EE 382M-8 VLSI-2 Page Foil # 1 1
EE-382M-8 VLSI II Early Design Planning: Back End Mark McDermott EE 382M-8 VLSI-2 Page Foil # 1 1 Backend EDP Flow The project activities will include: Determining the standard cell and custom library
More informationLecture 11: Clocking
High Speed CMOS VLSI Design Lecture 11: Clocking (c) 1997 David Harris 1.0 Introduction We have seen that generating and distributing clocks with little skew is essential to high speed circuit design.
More informationCPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4
CPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4 1 2 3 4 5 6 7 8 9 10 Sum 30 10 25 10 30 40 10 15 15 15 200 1. (30 points) Misc, Short questions (a) (2 points) Postponing the introduction of signals
More informationEE141-Spring 2007 Digital Integrated Circuits
EE141-Spring 2007 Digital Integrated Circuits Lecture 22 I/O, Power Distribution dders 1 nnouncements Homework 9 has been posted Due Tu. pr. 24, 5pm Project Phase 4 (Final) Report due Mo. pr. 30, noon
More informationEEC 118 Lecture #12: Dynamic Logic
EEC 118 Lecture #12: Dynamic Logic Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Outline Today: Alternative MOS Logic Styles Dynamic MOS Logic Circuits: Rabaey
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More informationChapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 6 Combinational CMOS Circuit and Logic Design Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Advanced Reliable Systems (ARES) Lab. Jin-Fu Li,
More informationEE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 43 Digital Circuits Other Logic Styles Dynamic Logic Circuits Review from Last Time Elmore Delay Calculations W M 5 V OUT x 20C RE V IN 0 L R L 1 L R R 6 W 1 C C 3 D R t 1 R R t 2 R R t
More information! Sequential Logic. ! Timing Hazards. ! Dynamic Logic. ! Add state elements (registers, latches) ! Compute. " From state elements
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: April 2, 2019 Sequential Logic, Timing Hazards and Dynamic Logic Lecture Outline! Sequential Logic! Timing Hazards! Dynamic Logic 4 Sequential
More informationEnergy-Recovery CMOS Design
Energy-Recovery CMOS Design Jay Moon, Bill Athas * Univ of Southern California * Apple Computer, Inc. jsmoon@usc.edu / athas@apple.com March 05, 2001 UCLA EE215B jsmoon@usc.edu / athas@apple.com 1 Outline
More informationDynamic Logic. Domino logic P-E logic NORA logic 2-phase logic Multiple O/P domino logic Cascode logic 11/28/2012 1
Dynamic Logic Dynamic Circuits will be introduced and their performance in terms of power, area, delay, energy and AT 2 will be reviewed. We will review the following logic families: Domino logic P-E logic
More informationDomino Static Gates Final Design Report
Domino Static Gates Final Design Report Krishna Santhanam bstract Static circuit gates are the standard circuit devices used to build the major parts of digital circuits. Dynamic gates, such as domino
More informationPower-Area trade-off for Different CMOS Design Technologies
Power-Area trade-off for Different CMOS Design Technologies Priyadarshini.V Department of ECE Sri Vishnu Engineering College for Women, Bhimavaram dpriya69@gmail.com Prof.G.R.L.V.N.Srinivasa Raju Head
More informationPreface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate
Preface to Third Edition p. xiii Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Design p. 6 Basic Logic Functions p. 6 Implementation
More informationEE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 43 Digital Circuits Other Logic Styles Dynamic Logic Circuits Review from Last Time Elmore Delay Calculations W M 5 V OUT x 20C RE V IN 0 L R L 1 L R RW 6 W 1 C C 3 D R t 1 R R t 2 R R t
More informationEECS150 - Digital Design Lecture 19 CMOS Implementation Technologies. Recap and Outline
EECS150 - Digital Design Lecture 19 CMOS Implementation Technologies Oct. 31, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy
More informationLecture 12 Memory Circuits. Memory Architecture: Decoders. Semiconductor Memory Classification. Array-Structured Memory Architecture RWM NVRWM ROM
Semiconductor Memory Classification Lecture 12 Memory Circuits RWM NVRWM ROM Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Reading: Weste Ch 8.3.1-8.3.2, Rabaey
More informationTopic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection
NMOS Transistors in Series/Parallel Connection Topic 6 CMOS Static & Dynamic Logic Gates Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Transistors can be thought
More informationPower Spring /7/05 L11 Power 1
Power 6.884 Spring 2005 3/7/05 L11 Power 1 Lab 2 Results Pareto-Optimal Points 6.884 Spring 2005 3/7/05 L11 Power 2 Standard Projects Two basic design projects Processor variants (based on lab1&2 testrigs)
More informationPHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
PHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Integrated Circuit Layers MOSFETs CMOS Layers Designing FET Arrays EE 432 VLSI Modeling and Design 2 Integrated Circuit Layers
More information! Review: Sequential MOS Logic. " SR Latch. " D-Latch. ! Timing Hazards. ! Dynamic Logic. " Domino Logic. ! Charge Sharing Setup.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 29, 206 Timing Hazards and Dynamic Logic Lecture Outline! Review: Sequential MOS Logic " SR " D-! Timing Hazards! Dynamic Logic "
More informationMemory Basics. historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities
Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for
More informationThe Effect of Threshold Voltages on the Soft Error Rate. - V Degalahal, N Rajaram, N Vijaykrishnan, Y Xie, MJ Irwin
The Effect of Threshold Voltages on the Soft Error Rate - V Degalahal, N Rajaram, N Vijaykrishnan, Y Xie, MJ Irwin Outline Introduction Soft Errors High Threshold ( V t ) Charge Creation Logic Attenuation
More informationLeakage Power Minimization in Deep-Submicron CMOS circuits
Outline Leakage Power Minimization in Deep-Submicron circuits Politecnico di Torino Dip. di Automatica e Informatica 1019 Torino, Italy enrico.macii@polito.it Introduction. Design for low leakage: Basics.
More informationRECENT technology trends have lead to an increase in
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, SEPTEMBER 2004 1581 Noise Analysis Methodology for Partially Depleted SOI Circuits Mini Nanua and David Blaauw Abstract In partially depleted silicon-on-insulator
More informationBASIC PHYSICAL DESIGN AN OVERVIEW The VLSI design flow for any IC design is as follows
Unit 3 BASIC PHYSICAL DESIGN AN OVERVIEW The VLSI design flow for any IC design is as follows 1.Specification (problem definition) 2.Schematic(gate level design) (equivalence check) 3.Layout (equivalence
More information! Is it feasible? ! How do we decompose the problem? ! Vdd. ! Topology. " Gate choice, logical optimization. " Fanin, fanout, Serial vs.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Design Space Exploration Lec 18: March 28, 2017 Design Space Exploration, Synchronous MOS Logic, Timing Hazards 3 Design Problem Problem Solvable!
More informationA Novel Low-Power Scan Design Technique Using Supply Gating
A Novel Low-Power Scan Design Technique Using Supply Gating S. Bhunia, H. Mahmoodi, S. Mukhopadhyay, D. Ghosh, and K. Roy School of Electrical and Computer Engineering, Purdue University, West Lafayette,
More informationSleepy Keeper Approach for Power Performance Tuning in VLSI Design
International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 6, Number 1 (2013), pp. 17-28 International Research Publication House http://www.irphouse.com Sleepy Keeper Approach
More informationEC 1354-Principles of VLSI Design
EC 1354-Principles of VLSI Design UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY PART-A 1. What are the four generations of integrated circuits? 2. Give the advantages of IC. 3. Give the variety of
More informationStatic Random Access Memory - SRAM Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Static Random Access Memory - SRAM Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Email:
More informationI DDQ Current Testing
I DDQ Current Testing Motivation Early 99 s Fabrication Line had 5 to defects per million (dpm) chips IBM wanted to get 3.4 defects per million (dpm) chips Conventional way to reduce defects: Increasing
More informationEECS150 - Digital Design Lecture 15 - CMOS Implementation Technologies. Overview of Physical Implementations
EECS150 - Digital Design Lecture 15 - CMOS Implementation Technologies Mar 12, 2013 John Wawrzynek Spring 2013 EECS150 - Lec15-CMOS Page 1 Overview of Physical Implementations Integrated Circuits (ICs)
More informationEECS150 - Digital Design Lecture 9 - CMOS Implementation Technologies
EECS150 - Digital Design Lecture 9 - CMOS Implementation Technologies Feb 14, 2012 John Wawrzynek Spring 2012 EECS150 - Lec09-CMOS Page 1 Overview of Physical Implementations Integrated Circuits (ICs)
More informationDesign of Low Power Vlsi Circuits Using Cascode Logic Style
Design of Low Power Vlsi Circuits Using Cascode Logic Style Revathi Loganathan 1, Deepika.P 2, Department of EST, 1 -Velalar College of Enginering & Technology, 2- Nandha Engineering College,Erode,Tamilnadu,India
More informationCHAPTER 3 NEW SLEEPY- PASS GATE
56 CHAPTER 3 NEW SLEEPY- PASS GATE 3.1 INTRODUCTION A circuit level design technique is presented in this chapter to reduce the overall leakage power in conventional CMOS cells. The new leakage po leepy-
More informationMemory, Latches, & Registers
Memory, Latches, & Registers 1) Structured Logic Arrays 2) Memory Arrays 3) Transparent Latches 4) Saving a few bucks at toll booths 5) Edge-triggered Registers Friday s class will be a lecture rather
More informationLeakage Current Analysis
Current Analysis Hao Chen, Latriese Jackson, and Benjamin Choo ECE632 Fall 27 University of Virginia , , @virginia.edu Abstract Several common leakage current reduction methods such
More informationEE 330 Lecture 44. Digital Circuits. Ring Oscillators Sequential Logic Array Logic Memory Arrays. Final: Tuesday May 2 7:30-9:30
EE 330 Lecture 44 igital Circuits Ring Oscillators Sequential Logic Array Logic Memory Arrays Final: Tuesday May 2 7:30-9:30 Review from Last Time ynamic Logic Basic ynamic Logic Gate V F A n PN Any of
More informationCMOS Digital Integrated Circuits Lec 11 Sequential CMOS Logic Circuits
Lec Sequential CMOS Logic Circuits Sequential Logic In Combinational Logic circuit Out Memory Sequential The output is determined by Current inputs Previous inputs Output = f(in, Previous In) The regenerative
More informationCMOS Digital Integrated Circuits Analysis and Design
CMOS Digital Integrated Circuits Analysis and Design Chapter 8 Sequential MOS Logic Circuits 1 Introduction Combinational logic circuit Lack the capability of storing any previous events Non-regenerative
More informationAnnouncements. Advanced Digital Integrated Circuits. Quiz #3 today Homework #4 posted This lecture until 4pm
EE241 - Spring 2011 dvanced Digital Integrated Circuits Lecture 20: High-Performance Logic Styles nnouncements Quiz #3 today Homework #4 posted This lecture until 4pm Reading: Chapter 8 in the owhill text
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 24: Peripheral Memory Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11
More informationReduced Swing Domino Techniques for Low Power and High Performance Arithmetic Circuits
Reduced Swing Domino Techniques for Low Power and High Performance Arithmetic Circuits by Shahrzad Naraghi A thesis presented to the University of Waterloo in fulfillment of the thesis requirement for
More informationLecture 02: Logic Families. R.J. Harris & D.G. Bailey
Lecture 02: Logic Families R.J. Harris & D.G. Bailey Objectives Show how diodes can be used to form logic gates (Diode logic). Explain the need for introducing transistors in the output (DTL and TTL).
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationEE241 - Spring 2004 Advanced Digital Integrated Circuits. Announcements. Borivoje Nikolic. Lecture 15 Low-Power Design: Supply Voltage Scaling
EE241 - Spring 2004 Advanced Digital Integrated Circuits Borivoje Nikolic Lecture 15 Low-Power Design: Supply Voltage Scaling Announcements Homework #2 due today Midterm project reports due next Thursday
More informationInterconnect-Power Dissipation in a Microprocessor
4/2/2004 Interconnect-Power Dissipation in a Microprocessor N. Magen, A. Kolodny, U. Weiser, N. Shamir Intel corporation Technion - Israel Institute of Technology 4/2/2004 2 Interconnect-Power Definition
More informationIntroduction to CMOS VLSI Design (E158) Lecture 9: Cell Design
Harris Introduction to CMOS VLSI Design (E158) Lecture 9: Cell Design David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH E158 Lecture
More informationDigital Integrated Circuits Lecture 20: Package, Power, Clock, and I/O
Digital Integrated Circuits Lecture 20: Package, Power, Clock, and I/O Chih-Wei Liu VLSI Signal Processing LAB National Chiao Tung University cwliu@twins.ee.nctu.edu.tw DIC-Lec20 cwliu@twins.ee.nctu.edu.tw
More informationNovel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis
Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis N. Banerjee, A. Raychowdhury, S. Bhunia, H. Mahmoodi, and K. Roy School of Electrical and Computer Engineering, Purdue University,
More informationContents 1 Introduction 2 MOS Fabrication Technology
Contents 1 Introduction... 1 1.1 Introduction... 1 1.2 Historical Background [1]... 2 1.3 Why Low Power? [2]... 7 1.4 Sources of Power Dissipations [3]... 9 1.4.1 Dynamic Power... 10 1.4.2 Static Power...
More informationIntroduction to CMOS VLSI Design (E158) Lecture 5: Logic
Harris Introduction to CMOS VLSI Design (E158) Lecture 5: Logic David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH E158 Lecture 5 1
More informationLecture 4&5 CMOS Circuits
Lecture 4&5 CMOS Circuits Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese566/ Worst-Case V OL 2 3 Outline Combinational Logic (Delay Analysis) Sequential Circuits
More informationIN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation
JOURNAL OF STELLAR EE315 CIRCUITS 1 A 60-MHz 150-µV Fully-Differential Comparator Erik P. Anderson and Jonathan S. Daniels (Invited Paper) Abstract The overall performance of two-step flash A/D converters
More informationLeakage Control Techniques for Designing Robust, Low Power Wide-OR Domino Logic for Sub-130nm CMOS Technologies
Leakage Control Techniques for Designing Robust, Low Power Wide-OR Domino Logic for Sub-30nm CMOS Technologies Bhaskar Chatterjee, Manoj Sachdev Ram Krishnamurthy * Department of Electrical and Computer
More informationGeared Oscillator Project Final Design Review. Nick Edwards Richard Wright
Geared Oscillator Project Final Design Review Nick Edwards Richard Wright This paper outlines the implementation and results of a variable-rate oscillating clock supply. The circuit is designed using a
More informationUNIT-II LOW POWER VLSI DESIGN APPROACHES
UNIT-II LOW POWER VLSI DESIGN APPROACHES Low power Design through Voltage Scaling: The switching power dissipation in CMOS digital integrated circuits is a strong function of the power supply voltage.
More informationDesign and Implement of Low Power Consumption SRAM Based on Single Port Sense Amplifier in 65 nm
Journal of Computer and Communications, 2015, 3, 164-168 Published Online November 2015 in SciRes. http://www.scirp.org/journal/jcc http://dx.doi.org/10.4236/jcc.2015.311026 Design and Implement of Low
More informationChapter 3 DESIGN OF ADIABATIC CIRCUIT. 3.1 Introduction
Chapter 3 DESIGN OF ADIABATIC CIRCUIT 3.1 Introduction The details of the initial experimental work carried out to understand the energy recovery adiabatic principle are presented in this section. This
More informationDigital Microelectronic Circuits ( ) CMOS Digital Logic. Lecture 6: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 6: CMOS Digital Logic 1 Last Lectures The CMOS Inverter CMOS Capacitance Driving a Load 2 This Lecture Now that we know all
More information電子電路. Memory and Advanced Digital Circuits
電子電路 Memory and Advanced Digital Circuits Hsun-Hsiang Chen ( 陳勛祥 ) Department of Electronic Engineering National Changhua University of Education Email: chenhh@cc.ncue.edu.tw Spring 2010 2 Reference Microelectronic
More informationPROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS
PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS The major design challenges of ASIC design consist of microscopic issues and macroscopic issues [1]. The microscopic issues are ultra-high
More informationDESIGNING powerful and versatile computing systems is
560 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 5, MAY 2007 Variation-Aware Adaptive Voltage Scaling System Mohamed Elgebaly, Member, IEEE, and Manoj Sachdev, Senior
More informationLOGIC FAMILY LOGIC FAMILY
In computer engineering, a logic family may refer to one of two related concepts. A logic family of monolithic digital integrated circuit devices is a group of electronic logic gates constructed using
More informationLecture 16: Design for Testability. MAH, AEN EE271 Lecture 16 1
Lecture 16: Testing, Design for Testability MAH, AEN EE271 Lecture 16 1 Overview Reading W&E 7.1-7.3 - Testing Introduction Up to this place in the class we have spent all of time trying to figure out
More information1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6)
CSE 493/593 Test 2 Fall 2011 Solution 1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6) Decreasing of W to make the gate slower,
More informationMOS Logic and Gate Circuits. Wired OR
MOS Logic and Gate Circuits A A A B A AB Y Wired OR Contents Introduction NMOS Logic Resistive Load Saturated Enhancement Load Linear Enhancement Load Depletion Load Some Gates Transient in NMOS Circuit
More informationDesigning of Low-Power VLSI Circuits using Non-Clocked Logic Style
International Journal of Advancements in Research & Technology, Volume 1, Issue3, August-2012 1 Designing of Low-Power VLSI Circuits using Non-Clocked Logic Style Vishal Sharma #, Jitendra Kaushal Srivastava
More informationLecture 10 Circuit Design Rules of Thumb. Overview
Lecture 10 Circuit Design Rules of Thumb Zongjian Chen Broadcom Zongjian_chen@yahoo.com Copyright 2004 by Zongjian Chen 1 Overview What: Sets of design guidelines, practices, numerical rules to follow
More informationNanoFabrics: : Spatial Computing Using Molecular Electronics
NanoFabrics: : Spatial Computing Using Molecular Electronics Seth Copen Goldstein and Mihai Budiu Computer Architecture, 2001. Proceedings. 28th Annual International Symposium on 30 June-4 4 July 2001
More informationZero Steady State Current Power-on-Reset Circuit with Brown-Out Detector
Zero Steady State Current Power-on-Reset Circuit with Brown-Out Detector Sanjay Kumar Wadhwa 1, G.K. Siddhartha 2, Anand Gaurav 3 Freescale Semiconductor India Pvt. Ltd. 1 sanjay.wadhwa@freescale.com,
More informationA Low-Power SRAM Design Using Quiet-Bitline Architecture
A Low-Power SRAM Design Using uiet-bitline Architecture Shin-Pao Cheng Shi-Yu Huang Electrical Engineering Department National Tsing-Hua University, Taiwan Abstract This paper presents a low-power SRAM
More informationUMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency
UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency Jamie E. Reinhold December 15, 2011 Abstract The design, simulation and layout of a UMAINE ECE Morse code Read Only Memory and transmitter
More informationLSI and Circuit Technologies for the SX-8 Supercomputer
LSI and Circuit Technologies for the SX-8 Supercomputer By Jun INASAKA,* Toshio TANAHASHI,* Hideaki KOBAYASHI,* Toshihiro KATOH,* Mikihiro KAJITA* and Naoya NAKAYAMA This paper describes the LSI and circuit
More informationLecture 9: Cell Design Issues
Lecture 9: Cell Design Issues MAH, AEN EE271 Lecture 9 1 Overview Reading W&E 6.3 to 6.3.6 - FPGA, Gate Array, and Std Cell design W&E 5.3 - Cell design Introduction This lecture will look at some of the
More informationDIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N
DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic CONTENTS PART I: THE FABRICS Chapter 1: Introduction (32 pages) 1.1 A Historical
More informationHigh Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers
High Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers Michael H. Perrott March 19, 2004 Copyright 2004 by Michael H. Perrott All rights reserved. 1 High Speed Frequency
More informationRuixing Yang
Design of the Power Switching Network Ruixing Yang 15.01.2009 Outline Power Gating implementation styles Sleep transistor power network synthesis Wakeup in-rush current control Wakeup and sleep latency
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationA Novel Approach for High Speed and Low Power 4-Bit Multiplier
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 3 (Nov. - Dec. 2012), PP 13-26 A Novel Approach for High Speed and Low Power 4-Bit Multiplier
More informationI/O Design EE141. Announcements. EE141-Fall 2006 Digital Integrated Circuits. Class Material. Pads + ESD Protection.
EE141-Fall 2006 Digital Integrated Circuits nnouncements Homework 9 due on Thursday Lecture 26 I/O 1 2 Class Material Last lecture Timing Clock distribution Today s lecture I/O Power distribution Intro
More informationDESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM
DESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM 1 Mitali Agarwal, 2 Taru Tevatia 1 Research Scholar, 2 Associate Professor 1 Department of Electronics & Communication
More informationKeywords: VLSI; CMOS; Pass Transistor Logic (PTL); Gate Diffusion Input (GDI); Parellel In Parellel Out (PIPO); RAM. I.
Comparison and analysis of sequential circuits using different logic styles Shofia Ram 1, Rooha Razmid Ahamed 2 1 M. Tech. Student, Dept of ECE, Rajagiri School of Engg and Technology, Cochin, Kerala 2
More informationClock-Powered CMOS: A Hybrid Adiabatic Logic Style for Energy-Efficient Computing
Clock-Powered CMOS: A Hybrid Adiabatic Logic Style for Energy-Efficient Computing Nestoras Tzartzanis and Bill Athas nestoras@isiedu, athas@isiedu http://wwwisiedu/acmos Information Sciences Institute
More informationCMOS VLSI Design (A3425)
CMOS VLSI Design (A3425) Unit V Dynamic Logic Concept Circuits Contents Charge Leakage Charge Sharing The Dynamic RAM Cell Clocks and Synchronization Clocked-CMOS Clock Generation Circuits Communication
More informationDigital Design and System Implementation. Overview of Physical Implementations
Digital Design and System Implementation Overview of Physical Implementations CMOS devices CMOS transistor circuit functional behavior Basic logic gates Transmission gates Tri-state buffers Flip-flops
More informationDouble Stage Domino Technique: Low- Power High-Speed Noise-tolerant Domino Circuit for Wide Fan-In Gates
Double Stage Domino Technique: Low- Power High-Speed Noise-tolerant Domino Circuit for Wide Fan-In Gates R Ravikumar Department of Micro and Nano Electronics, VIT University, Vellore, India ravi10ee052@hotmail.com
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationEEC 216 Lecture #8: Leakage. Rajeevan Amirtharajah University of California, Davis
EEC 216 Lecture #8: Leakage Rajeevan Amirtharajah University of California, Davis Outline Announcements Review: Low Power Interconnect Finish Lecture 7 Leakage Mechanisms Circuit Styles for Low Leakage
More informationA Low-Power High-speed Pipelined Accumulator Design Using CMOS Logic for DSP Applications
International Journal of Research Studies in Computer Science and Engineering (IJRSCSE) Volume. 1, Issue 5, September 2014, PP 30-42 ISSN 2349-4840 (Print) & ISSN 2349-4859 (Online) www.arcjournals.org
More informationJack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Jack Keil Wolf Lecture Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationIncorporating Variability into Design
Incorporating Variability into Design Jim Farrell, AMD Designing Robust Digital Circuits Workshop UC Berkeley 28 July 2006 Outline Motivation Hierarchy of Design tradeoffs Design Infrastructure for variability
More informationHigh-Performance of Domino Logic Circuit for Wide Fan-In Gates Using Mentor Graphics Tools
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. II (Nov -Dec. 2015), PP 06-15 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org High-Performance of Domino Logic
More information