Direct Digital Down/Up Conversion for RF Control of Accelerating Cavities
|
|
- Augustine Carter
- 5 years ago
- Views:
Transcription
1 Direct Digital Down/Up Conversion for RF Control of Accelerating Cavities C. Hovater, T. Allison, R. Bachimanchi, J. Musson and T. Plawski Introduction As digital receiver technology has matured, direct digital down/up conversion for RF control of accelerating and beam conditioning cavities is now practical above 100 MHz. The typical RF transceiver utilizes a heterodyne scheme, generating an intermediate frequency (typically < 100 MHz) which is then processed by an ADC or generated by a DAC. The suggestion here is to eliminate the heterodyne stage and go directly into the ADC or out of the DAC to the cavity frequency. Accelerators with accelerating cavity frequencies between 100 MHz and 1 GHz, especially ones that have multiple frequencies, are good candidates for this technology. Two In particular, are the CEBAF RF Separator cavity operating at 499 MHz and the Argonne proposal for the Facility for Rare Isotope Beams (FRIB) accelerator. The FRIB project has multiple cavity frequencies (345, 172.5, 115, and 57.5 MHz) which would require multiple RF receivers. The benefit of using DDC is the elimination of RF transceivers, reducing the cost and simplifying the RF control design. An additional benefit is the elimination of drifts and maintenance issues associated with the RF transceiver. This paper discusses the possibility of such systems. Direct Digital Conversion: Down and Up Direct down conversion (DDC) of analog to digital converters (ADC) has been around for many years and is the basis for most modern LLRF systems. In these cases they employ an intermediate frequency (IF) typically below 100 MHz. The reason for this is that above 100 MHz the signal to noise ratio (S/N) for the ADC falls off due to the effect clock jitter has on the conversion process. In accelerators, the S/N ratio determines the achievable cavity field control performance. For light sources and electron nuclear physics accelerators where field control better than 0.5 o and 0.1% is expected, direct conversion may not be acceptable for this reason. In addition the technology to sample above 1 GHz is not practical for the reason given. In the case of a DDC system, the ADC is sampled directly and typically at a quadrature (I and Q) sub-harmonic of the RF frequency. Figure 1 shows a cartoon of a DDC system and a heterodyne system. The simplest quadrature sampling method is four times the RF signal. That is the sampling across the RF is 90 degrees apart. If a frequency to be sampled is 50 MHz then the sampling frequency is 200 MHz. Most ADCs can t sample at such a high rate but one can sample at a sub harmonic frequency using the following rule (Quadrature Sampling rate)/(2n+1). In the example above for n=2 the sampling rate would be 40 MHz. Using the signals quadrature components allows the control system an efficient method to control cavity field without extra hardware (extra RF components and ADC). Similarly digital up conversion can be accomplished by sampling a digital to analog converter (DAC) with a quadrature sub harmonic [1]. DAC s have been used for digital frequency synthesis for many years and are available with outputs up to 500 MHz. The process here is to
2 again clock the DAC at the quadrature sub-harmonic of the required frequency. The quadrature components are updated at this rate and series of harmonics are generated. Using the same example as above and clocking a DAC at 40 MHz will generate spectral lines at fs/4 = 10 MHz and then every fs/4 x (2n+1) or 30, 50, 70 MHz and so on. In this case, the signal of interest is 50 MHz and by filtering out this frequency we have generated our signal. The same can be done at higher frequencies up to the limit of the DAC. Figure 1: Block diagram of a heterodyne receiver and a direct down conversion receiver. Receiver Requirements Receiver requirements are determined by the required field/resonance control and the dynamic range needed for gradient control. Using the FRIB linac as an example the needed cavity phase and amplitude control is 0.5 o and 0.5% to meet its beam performance requirements. From this we can develop a receiver specification for S/N. This specification must be maintained across a gradient dynamic range of 10 db (e.g. 5 to 15 MV/m). In addition we will add some margin for error and make the field control requirements 0.25 o and 0.25%, which effectively gives us a 6 db error margin beyond the requirement. Looking at amplitude first and using the amplitude stability specification, the S/N will need to be 52 db [20 log(0.0025)] across the amplitude dynamic range. So at the bottom end of the dynamic range our ADC must have 62 db S/N ( ). Using the existing CEBAF Energy Upgrade receiver and eliminating the analog down conversion portion, we can estimate a noise floor and a noise figure at the input of the ADC. Figure 2 shows the front end receiver for a DDC.
3 Figure 2: Direct Down Conversion Receiver From the required S/N we can make some assumptions. Looking at the ADC input range (0 dbm to 10 dbm) and the extremely low noise floor (~ -106 dbm), signal strength is not an issue. Therefore given the background noise of a receiver can maintain an S/N of 52 db over the dynamic range, we will meet our field control requirement. This effectively falls upon the ADC. The S/N of an ideal ADC is given by the following equation S / N [6.02N 1.76] [1] where N is the number of bits in the ADC. Using this equation the S/N ratio for 12, 14 and 16 bit ADCs is 74, 85.76, and db respectively. In reality reaching much beyond 80 db even for 16 bit ADC communication (> 10 MSPS) is difficult. The effective input noise starts to go beyond a least significant bit (LSB), for ADCs above 14 bits. Therefore your effective number of bits (ENOB) is less than ideal. More realistic S/N ratios for these ADCs would be 70, 74, and 78 db. Other factors must be included into the calculation including linearity and clock jitter. For the DDC clock jitter is the most serious issue. As the ADC input frequency is increased the S/N decreases primarily because of clock jitter. This can be understood by looking at figure 3 [2]. The voltage variation because of the clock jitter is larger for higher frequencies. This manifests itself in S/N degradation. Putting all these affects into a realistic S/N equation gives V NOISErms S / N 20log10 ( ot jrms ) [2] N N Where o is the analog input frequency (2 f), t jrms is the combined jitter of the ADC and clock, is the average differential nonlinearity (DNL) of the ADC in LSBs, V noiserms is the effective input noise of the ADC in LSBs and N is the number of ADC bits.
4 S/N Figure 3: Conversion error as a function of clock jitter and analog input frequency [2]. Figures 4, shows a 12 bit ADC s S/N vs input frequency for different clock jitters. For the ANL FRIB proposal the spoke cavity has the highest operating frequency at 345 MHz. If the ADC can reach 62 db S/N for this frequency then any lower frequency will be met. From figure 4 we see that at 345 MHz the S/N is approximately 63 db for a clock jitter of 300 fs Bit ADC S/N vs Input Frequency fs 200 fs 300 fs E E E+09 Frequency (Hz) Figure 4: 12 Bit ADC, Analog Devices AD9627
5 In addition the receiver assumptions here are for full sampling bandwidth of the ADC. A non trivial amount of S/N improvement will be had with processing gain in the logic. Using FRIB as an example with the RF at 345 MHz. The clock frequency needs to be a multiple of 345MHz x 4/(2n+1). Using n = 7 gives an even the clock frequency of 92 MHz. After separating the signal into I and Q the rate will be ½ this value or 46 MHz. Our control bandwidth is 100 khz (i.e. the bandwidth needed for the feedback to control the cavity microphonics). As a rule oversampling will improve S/N by log(n 1/2 ), where N is the amount over sampling. In the case above, N would be 46 MHz/100kHz or 460. Therefore the S/N could theoretically improve by 26 db. Even if we only improve the S/N by 10 db, this puts the S/N an order of magnitude higher than required. Determining the phase requirement for the receiver is more subtle. Our control specification is 0.25 o over gradient change of 10 db. To map this into S/N space we need to resolve the amplitude difference between two angles separated by 0.25 o. In the I (cos) and Q (sin) domain the worst case is near a 45 degree point where I = Q. Converting to that domain (either sin or cos) and taking the difference between 45.0 o and o gives a S/N of 50.2 db* needed to resolve either I or Q. Adding our imposed 10 db for dynamic range gives a S/N of 60.2 db needed for phase control. One may also ask what happens near 0 o or 90 o. In this case I or Q is approximately one and the S/N needed to resolve the angle is approximately 47 db. So it is easier to resolve near these angles. Looking at the worst case in phase we can say that receiver S/N specification is being driven by the amplitude requirement of 52 db. Transmitter Design The requirements for the transmitter can be relaxed when in comparison to the receiver. The reason being is that it is in the feed-forward path of the control loop and signal errors are small in comparison to power amplifier contributions. As long as amplifier saturation and other nonlinearity do not hinder the feedback loop it is a straight forward process to generate the RF drive signal out of a single DAC. RF Separator Resonance Control The proposed 12 GeV CEBAF RF separator resonant control would need to control cavity resonance to one degree. In this case we do not need to control on amplitude only phase so this will set up our receiver S/N. The amplitude difference between 45 o and 46 o gives an S/N of 38 db needed to resolve the angle. At 499 MHz the graph in figure 4 shows a 12 bit ADC S/N of 60 db with 300 fs of jitter. In this case the angle would be used to activate a valve controlling the water flow through the separator cavity FRIB RF Control The FRIB RF system must be able to handle a number of cavity frequencies. Table 1 shows the Cavity frequencies, the ADC clock, and DAC clock for such a DDC system [3]. All RF frequencies and clock frequencies can be generated from a master reference of 276 MHz. In a traditional RF receiver this is a problem considering the number of different RF boards necessary *20log[cos(45) cos(45.25)] = db, this effectively converts the
6 to accommodate the all of the RF and Local Oscillator (LO) frequencies. The advantage here is to make one board with similar ADC s and DACs where the only difference is the band pass filter (BPF) in front of the ADC or DAC. The digital self excited loop control process developed for the CEBAF 12 GeV upgrade would then be used for cavity field control [4]. Table 1 Down (2n+1) Up Cavity conversion RF (MHz) ADC Clock (MHz) conversion n Clock Div DAC Clock (MHz) Clock Div Frequency 5 th Harmonic (MHz) Prototype Test Results Using an Altera Stratix FPGA evaluation board with a 12 bit Analog Devices ADC (AD9433) we were able to resolve phase and amplitude variations at both 499 MHz and 345 MHz. The evaluation board has dual channel 20 MHz DACs that we used to display the resulting I and Q signals. An Agilent RF signal source was used to generate the RF signal and the modulation. In each case phase and amplitude was modulated at 400 Hz, respectively, using a square wave. Figure 5 shows a scope trace of one degree of phase modulation at 499 MHz as detected by the ADC. The phase modulation is processed in the Altera Stratix FPGA and then output through the two DACs. The clock frequency in this case was MHz (where n = 12). Both the I and Q are shown and the they are approximately equal or at modulo 45 o. Figure 5: I and Q DDC result of ½ o phase modulation on a 499 MHz carrier frequency. Scale 5mV/div and 1 msec/div. Similarly Figure 6 shows the result of 0.5% amplitude modulation on a 345 MHz carrier frequency as detected by the ADC. The clock frequency in this case was 92 MHz (where n = 7).
7 Figure 6: I and Q DDC result of 0.5% amplitude modulation on a 345 MHz carrier frequency. Scale 5mV/div and 1 msec/div. Summary We have presented a proposal for Direct RF Down conversion which eliminates a stage (RF board) for both the RF Separator Resonance control and RF control for ANL/FRIB proposal. The stumbling block for any DDC is the degradation in S/N as the RF frequency increases. For both projects it has been shown that using available technology a system can be built that meets requirements for resonance and field control using DDC. Eliminating a series of RF boards where each would be slightly different, simplifies the RF system making it easier to maintain. In addition for large scale installations (>20 systems) such as FRIB, the elimination of the RF frontend could save the project upwards of $500,000, over the design and construction of the project. References [1] L. Doolittle, Plan for a 50 MHz Analog Output Channel, [2] R. Reeder et al, Analog-to-Digital Converter Clock Optimization: A Test Engineering Perspective, Analog Dialogue Volume 42 Number 1 [3] Conversations with Jean Delayen. [4] C. Hovater, et al. A Digital Self Excited Loop for Accelerating Cavity Field Control, Proceedings of the 2007 Particle Accelerator Conference, Albuquerque, NM
ABSTRACT 1 CEBAF UPGRADE CAVITY/CRYOMODULE
Energy Content (Normalized) SC Cavity Resonance Control System for the 12 GeV Upgrade Cavity: Requirements and Performance T. Plawski, T. Allison, R. Bachimanchi, D. Hardy, C. Hovater, Thomas Jefferson
More informationDigital LLRF Test on the Renascence Cryomodule
Digital LLRF Test on the Renascence Cryomodule Trent Allison, Rama Bachimanchi, Curt Hovater, John Musson and Tomasz Plawski Introduction The Renascence cryomodule was the first opportunity for testing
More informationDigital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski
Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski Introduction: The CEBAF upgrade Low Level Radio Frequency (LLRF) control
More informationLow-Level RF. S. Simrock, DESY. MAC mtg, May 05 Stefan Simrock DESY
Low-Level RF S. Simrock, DESY Outline Scope of LLRF System Work Breakdown for XFEL LLRF Design for the VUV-FEL Cost, Personpower and Schedule RF Systems for XFEL RF Gun Injector 3rd harmonic cavity Main
More informationCavity Field Control - RF Field Controller. LLRF Lecture Part3.3 S. Simrock, Z. Geng DESY, Hamburg, Germany
Cavity Field Control - RF Field Controller LLRF Lecture Part3.3 S. Simrock, Z. Geng DESY, Hamburg, Germany Content Introduction to the controller Control scheme selection In-phase and Quadrature (I/Q)
More informationDigital Self Excited Loop Implementation and Experience. Trent Allison Curt Hovater John Musson Tomasz Plawski
Digital Self Excited Loop Implementation and Experience Trent Allison Curt Hovater John Musson Tomasz Plawski Overview Why Self Excited Loop? Algorithm Building Blocks Hardware and Sampling Digital Signal
More informationEffects of Intensity and Position Modulation On Switched Electrode Electronics Beam Position Monitor Systems at Jefferson Lab*
JLAB-ACT--9 Effects of Intensity and Position Modulation On Switched Electrode Electronics Beam Position Monitor Systems at Jefferson Lab* Tom Powers Thomas Jefferson National Accelerator Facility Newport
More informationMicrophonics. T. Powers
Microphonics T. Powers What is microphonics? Microphonics is the time domain variation in cavity frequency driven by external vibrational sources. A 1.5 GHz structure 0.5 m long will change in frequency
More informationDesign considerations for the RF phase reference distribution system for X-ray FEL and TESLA
Design considerations for the RF phase reference distribution system for X-ray FEL and TESLA Krzysztof Czuba *a, Henning C. Weddig #b a Institute of Electronic Systems, Warsaw University of Technology,
More informationThe low level radio frequency control system for DC-SRF. photo-injector at Peking University *
The low level radio frequency control system for DC-SRF photo-injector at Peking University * WANG Fang( 王芳 ) 1) FENG Li-Wen( 冯立文 ) LIN Lin( 林林 ) HAO Jian-Kui( 郝建奎 ) Quan Sheng-Wen( 全胜文 ) ZHANG Bao-Cheng(
More informationRF Locking of Femtosecond Lasers
RF Locking of Femtosecond Lasers Josef Frisch, Karl Gumerlock, Justin May, Steve Smith SLAC Work supported by DOE contract DE-AC02-76SF00515 1 Overview FEIS 2013 talk discussed general laser locking concepts
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More informationFLASH rf gun. beam generated within the (1.3 GHz) RF gun by a laser. filling time: typical 55 μs. flat top time: up to 800 μs
The gun RF control at FLASH (and PITZ) Elmar Vogel in collaboration with Waldemar Koprek and Piotr Pucyk th FLASH Seminar at December 19 2006 FLASH rf gun beam generated within the (1.3 GHz) RF gun by
More informationPhase Drift Budget Analysis for 12 GeV 1497 MHz LLRF System
Phase Drift Budget Analysis for 12 GeV 1497 MHz LLRF System John Musson 28-Sept-7 Introduction The 12 GeV upgrade effort included the creation of LLRF Requirements, directed at achieving.4% gradient regulation,.5
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationLCLS-II LLRF Prototype Testing and Characterization. Larry Doolittle, Brian Chase, Joshua Einstein-Curtis, Carlos Serrano LLRF 17,
LCLS-II LLRF Prototype Testing and Characterization Larry Doolittle, Brian Chase, Joshua Einstein-Curtis, Carlos Serrano LLRF 17, 2017-10-16 Outline A little background on LCLS-II LLRF Design - DSP algorithms
More informationA COMPACT, AGILE, LOW-PHASE-NOISE FREQUENCY SOURCE WITH AM, FM AND PULSE MODULATION CAPABILITIES
A COMPACT, AGILE, LOW-PHASE-NOISE FREQUENCY SOURCE WITH AM, FM AND PULSE MODULATION CAPABILITIES Alexander Chenakin Phase Matrix, Inc. 109 Bonaventura Drive San Jose, CA 95134, USA achenakin@phasematrix.com
More informationMSP430 Teaching Materials
MSP430 Teaching Materials Chapter 9 Data Acquisition A/D Conversion Introduction Texas Instruments t Incorporated University of Beira Interior (PT) Pedro Dinis Gaspar, António Espírito Santo, Bruno Ribeiro,
More informationEUROFEL-Report-2006-DS EUROPEAN FEL Design Study
EUROFEL-Report-2006-DS3-034 EUROPEAN FEL Design Study Deliverable N : D 3.8 Deliverable Title: RF Amplitude and Phase Detector Task: Author: DS-3 F.Ludwig, M.Hoffmann, M.Felber, Contract N : 011935 P.Strzalkowski,
More informationSlide Title. Bulleted Text
Slide Title 1 Slide Outline Title Brief view of the C-AD Complex Review of the RHIC LLRF Upgrade Platform Generic Implementation of a Feedback Loop RHIC Bunch by Bunch Longitudinal Damper Cavity Controller
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D6 - High speed A/D converters» Spectral performance analysis» Undersampling techniques» Sampling jitter» Interleaving
More informationAmplitude and Phase Stability of Analog Components for the LLRF System of the PEFP Accelerator
Journal of the Korean Physical Society, Vol. 52, No. 3, March 2008, pp. 766770 Amplitude and Phase Stability of Analog Components for the LLRF System of the PEFP Accelerator Kyung-Tae Seol, Hyeok-Jung
More informationSession 3. CMOS RF IC Design Principles
Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion
More informationBeam Diagnostics, Low Level RF and Feedback for Room Temperature FELs. Josef Frisch Pohang, March 14, 2011
Beam Diagnostics, Low Level RF and Feedback for Room Temperature FELs Josef Frisch Pohang, March 14, 2011 Room Temperature / Superconducting Very different pulse structures RT: single bunch or short bursts
More informationAgile Low-Noise Frequency Synthesizer A. Ridenour R. Aurand Spectrum Microwave
Agile Low-Noise Frequency Synthesizer A. Ridenour R. Aurand Spectrum Microwave Abstract Simultaneously achieving low phase noise, fast switching speed and acceptable levels of spurious outputs in microwave
More informationRFID Systems: Radio Architecture
RFID Systems: Radio Architecture 1 A discussion of radio architecture and RFID. What are the critical pieces? Familiarity with how radio and especially RFID radios are designed will allow you to make correct
More informationC100 Cryomodule. Seven cell Cavity, 0.7 m long (high Q L ) 8 Cavities per Cryomodule Fits the existing Cryomodule footprint
1 new module C100 Cryomodule Seven cell Cavity, 0.7 m long (high Q L ) 8 Cavities per Cryomodule Fits the existing Cryomodule footprint Fundamental frequency f 0 Accelerating gradient E acc 1497 MHz >
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationLLRF4 Evaluation Board
LLRF4 Evaluation Board USPAS Lab Reference Author: Dmitry Teytelman Revision: 1.1 June 11, 2009 Copyright Dimtel, Inc., 2009. All rights reserved. Dimtel, Inc. 2059 Camden Avenue, Suite 136 San Jose, CA
More informationTesting with Femtosecond Pulses
Testing with Femtosecond Pulses White Paper PN 200-0200-00 Revision 1.3 January 2009 Calmar Laser, Inc www.calmarlaser.com Overview Calmar s femtosecond laser sources are passively mode-locked fiber lasers.
More informationHF Receivers, Part 3
HF Receivers, Part 3 Introduction to frequency synthesis; ancillary receiver functions Adam Farson VA7OJ View an excellent tutorial on receivers Another link to receiver principles NSARC HF Operators HF
More informationPerformance of the Prototype NLC RF Phase and Timing Distribution System *
SLAC PUB 8458 June 2000 Performance of the Prototype NLC RF Phase and Timing Distribution System * Josef Frisch, David G. Brown, Eugene Cisneros Stanford Linear Accelerator Center, Stanford University,
More informationReview on Progress in RF Control Systems. Cornell University. Matthias Liepe. M. Liepe, Cornell U. SRF 2005, July 14
Review on Progress in RF Control Systems Matthias Liepe Cornell University 1 Why this Talk? As we all know, superconducting cavities have many nice features one of which is very high field stability. Why?
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationAN X-BAND FREQUENCY AGILE SOURCE WITH EXTREMELY LOW PHASE NOISE FOR DOPPLER RADAR
AN X-BAND FREQUENCY AGILE SOURCE WITH EXTREMELY LOW PHASE NOISE FOR DOPPLER RADAR H. McPherson Presented at IEE Conference Radar 92, Brighton, Spectral Line Systems Ltd England, UK., October 1992. Pages
More informationAutomatic phase calibration for RF cavities using beam-loading signals. Jonathan Edelen LLRF 2017 Workshop (Barcelona) 18 Oct 2017
Automatic phase calibration for RF cavities using beam-loading signals Jonathan Edelen LLRF 2017 Workshop (Barcelona) 18 Oct 2017 Introduction How do we meet 10-4 energy stability for PIP-II? 2 11/9/2017
More informationDesign and performance of LLRF system for CSNS/RCS *
Design and performance of LLRF system for CSNS/RCS * LI Xiao 1) SUN Hong LONG Wei ZHAO Fa-Cheng ZHANG Chun-Lin Institute of High Energy Physics, Chinese Academy of Sciences, Beijing 100049, China Abstract:
More informationUsing High Speed Differential Amplifiers to Drive Analog to Digital Converters
Using High Speed Differential Amplifiers to Drive Analog to Digital Converters Selecting The Best Differential Amplifier To Drive An Analog To Digital Converter The right high speed differential amplifier
More informationELT Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018
TUT/ICE 1 ELT-44006 Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018 General idea of these Model Questions is to highlight the central knowledge expected to be known
More informationFMC ADC 125M 14b 1ch DAC 600M 14b 1ch Technical Specification
FMC ADC 125M 14b 1ch DAC 600M 14b 1ch Technical Specification Tony Rohlev October 5, 2011 Abstract The FMC ADC 125M 14b 1ch DAC 600M 14b 1ch is a FMC form factor card with a single ADC input and a single
More informationOptimizing the Performance of Very Wideband Direct Conversion Receivers
Optimizing the Performance of Very Wideband Direct Conversion Receivers Design Note 1027 John Myers, Michiel Kouwenhoven, James Wong, Vladimir Dvorkin Introduction Zero-IF receivers are not new; they have
More informationR.Bachimanchi, IPAC, May 2015, Richmond, VA
1 new module C100 Cryomodule Seven cell Cavity, 0.7 m long (high Q L ) 8 Cavities per Cryomodule Fits the existing Cryomodule footprint Fundamental frequency f 0 Accelerating gradient E acc 1497 MHz >
More informationSNS LLRF Design Experience and its Possible Adoption for the ILC
SNS LLRF Design Experience and its Possible Adoption for the ILC Brian Chase SNS - Mark Champion Fermilab International Linear Collider Workshop 11/28/2005 1 Why Consider the SNS System for ILC R&D at
More informationDevelopment of utca Hardware for BAM system at FLASH and XFEL
Development of utca Hardware for BAM system at FLASH and XFEL Samer Bou Habib, Dominik Sikora Insitute of Electronic Systems Warsaw University of Technology Warsaw, Poland Jaroslaw Szewinski, Stefan Korolczuk
More informationMaxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 748
Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 748 Keywords: ADC, INL, DNL, root-sum-square, DC performance, static performance, AC performance,
More informationRF-based Synchronization of the Seed and Pump-Probe Lasers to the Optical Synchronization System at FLASH
RF-based Synchronization of the Seed and Pump-Probe Lasers to the Optical Synchronization System at FLASH Introduction to the otical synchronization system and concept of RF generation for locking of Ti:Sapphire
More informationLNS ultra low phase noise Synthesizer 8 MHz to 18 GHz
LNS ultra low phase noise Synthesizer 8 MHz to 18 GHz Datasheet The LNS is an easy to use 18 GHz synthesizer that exhibits outstanding phase noise and jitter performance in a 3U rack mountable chassis.
More informationSection 8. Replacing or Integrating PLL s with DDS solutions
Section 8. Replacing or Integrating PLL s with DDS solutions By Rick Cushing, Applications Engineer, Analog Devices, Inc. DDS vs Standard PLL PLL (phase-locked loop) frequency synthesizers are long-time
More informationDigital Low Level RF for SESAME
Technical Sector Synchrotron-light for Experimental Science And Applications in the Middle East Subject : RF More specified area: Digital Low Level RF Date: 6/23/2010 Total Number of Pages: 11 Document
More informationPN9000 PULSED CARRIER MEASUREMENTS
The specialist of Phase noise Measurements PN9000 PULSED CARRIER MEASUREMENTS Carrier frequency: 2.7 GHz - PRF: 5 khz Duty cycle: 1% Page 1 / 12 Introduction When measuring a pulse modulated signal the
More informationDesign of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes
Design of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes R. Jacob Baker and Vishal Saxena Department of Electrical and Computer Engineering Boise State University 1910 University Dr., ET 201
More informationAgilent PNA Microwave Network Analyzers
Agilent PNA Microwave Network Analyzers Application Note 1408-1 Mixer Transmission Measurements Using The Frequency Converter Application Introduction Frequency-converting devices are one of the fundamental
More informationHF Receivers, Part 2
HF Receivers, Part 2 Superhet building blocks: AM, SSB/CW, FM receivers Adam Farson VA7OJ View an excellent tutorial on receivers NSARC HF Operators HF Receivers 2 1 The RF Amplifier (Preamp)! Typical
More informationDirect Digital Synthesis Primer
Direct Digital Synthesis Primer Ken Gentile, Systems Engineer ken.gentile@analog.com David Brandon, Applications Engineer David.Brandon@analog.com Ted Harris, Applications Engineer Ted.Harris@analog.com
More informationDesign Considerations for 5G mm-wave Receivers. Stefan Andersson, Lars Sundström, and Sven Mattisson
Design Considerations for 5G mm-wave Receivers Stefan Andersson, Lars Sundström, and Sven Mattisson Outline Introduction to 5G @ mm-waves mm-wave on-chip frequency generation mm-wave analog front-end design
More informationThe Effects of Crystal Oscillator Phase Noise on Radar Systems
Thomas L. Breault Product Applications Manager FEI-Zyfer, Inc. tlb@fei-zyfer.com The Effects of Crystal Oscillator Phase Noise on Radar Systems Why Radar Systems need high performance, low phase noise
More informationDigital Signal Processing in RF Applications
Digital Signal Processing in RF Applications Part II Thomas Schilcher Outline 1. signal conditioning / down conversion 2. detection of amp./phase by digital I/Q sampling I/Q sampling non I/Q sampling digital
More informationCharacterizing High-Speed Oscilloscope Distortion A comparison of Agilent and Tektronix high-speed, real-time oscilloscopes
Characterizing High-Speed Oscilloscope Distortion A comparison of Agilent and Tektronix high-speed, real-time oscilloscopes Application Note 1493 Table of Contents Introduction........................
More informationIQ+ XT. 144Mhz SDR-RF Exciter (preliminar v0.1)
IQ+ XT 144Mhz SDR-RF Exciter (preliminar v0.1) INTRODUCTION Since the IQ+ receiver was introduced one year ago several people ask if I have plans to produce an IQ+ transmitter. Initially I didn't plan
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationtaccor Optional features Overview Turn-key GHz femtosecond laser
taccor Turn-key GHz femtosecond laser Self-locking and maintaining Stable and robust True hands off turn-key system Wavelength tunable Integrated pump laser Overview The taccor is a unique turn-key femtosecond
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationIntroduction to Receivers
Introduction to Receivers Purpose: translate RF signals to baseband Shift frequency Amplify Filter Demodulate Why is this a challenge? Interference Large dynamic range required Many receivers must be capable
More informationTransceiver Architectures (III)
Image-Reject Receivers Transceiver Architectures (III) Since the image and the signal lie on the two sides of the LO frequency, it is possible to architect the RX so that it can distinguish between the
More informationMaking Noise in RF Receivers Simulate Real-World Signals with Signal Generators
Making Noise in RF Receivers Simulate Real-World Signals with Signal Generators Noise is an unwanted signal. In communication systems, noise affects both transmitter and receiver performance. It degrades
More informationFUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1
FUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1 Many of these slides were provided by Dr. Sebastian Hoyos January 2019 Texas A&M University 1 Spring, 2019 Outline Fundamentals of Analog-to-Digital
More informationRadio Receiver Architectures and Analysis
Radio Receiver Architectures and Analysis Robert Wilson December 6, 01 Abstract This article discusses some common receiver architectures and analyzes some of the impairments that apply to each. 1 Contents
More informationTiming Noise Measurement of High-Repetition-Rate Optical Pulses
564 Timing Noise Measurement of High-Repetition-Rate Optical Pulses Hidemi Tsuchida National Institute of Advanced Industrial Science and Technology 1-1-1 Umezono, Tsukuba, 305-8568 JAPAN Tel: 81-29-861-5342;
More informationOptical generation of frequency stable mm-wave radiation using diode laser pumped Nd:YAG lasers
Optical generation of frequency stable mm-wave radiation using diode laser pumped Nd:YAG lasers T. Day and R. A. Marsland New Focus Inc. 340 Pioneer Way Mountain View CA 94041 (415) 961-2108 R. L. Byer
More informationBorut Baricevic. Libera LLRF. 17 September 2009
Borut Baricevic Libera LLRF borut.baricevic@i-tech.si 17 September 2009 Outline Libera LLRF introduction Libera LLRF system topology Signal processing structure GUI and signal acquisition RF system diagnostics
More informationSubminiature, Low power DACs Address High Channel Density Transmitter Systems
Subminiature, Low power DACs Address High Channel Density Transmitter Systems By: Analog Devices, Inc. (ADI) Daniel E. Fague, Applications Engineering Manager, High Speed Digital to Analog Converters Group
More informationKeysight Technologies Pulsed Antenna Measurements Using PNA Network Analyzers
Keysight Technologies Pulsed Antenna Measurements Using PNA Network Analyzers White Paper Abstract This paper presents advances in the instrumentation techniques that can be used for the measurement and
More informationUnderstanding RF and Microwave Analysis Basics
Understanding RF and Microwave Analysis Basics Kimberly Cassacia Product Line Brand Manager Keysight Technologies Agenda µw Analysis Basics Page 2 RF Signal Analyzer Overview & Basic Settings Overview
More informationEVLA Memo 105. Phase coherence of the EVLA radio telescope
EVLA Memo 105 Phase coherence of the EVLA radio telescope Steven Durand, James Jackson, and Keith Morris National Radio Astronomy Observatory, 1003 Lopezville Road, Socorro, NM, USA 87801 ABSTRACT The
More informationReference Clock Distribution for a 325MHz IF Sampling System with over 30MHz Bandwidth, 64dB SNR and 80dB SFDR
Reference Clock Distribution for a 325MHz IF Sampling System with over 30MHz Bandwidth, 64dB SNR and 80dB SFDR Michel Azarian Clock jitter introduced in an RF receiver through reference clock buffering
More informationADI 2006 RF Seminar. Chapter II RF/IF Components and Specifications for Receivers
ADI 2006 RF Seminar Chapter II RF/IF Components and Specifications for Receivers 1 RF/IF Components and Specifications for Receivers Fixed Gain and Variable Gain Amplifiers IQ Demodulators Analog-to-Digital
More informationLLRF Plans for SMTF. Ruben Carcagno (Fermilab) Nigel Lockyer (University of Pennsylvania) Thanks to DESY, PISA, KEK, Fermilab, SLAC Colleagues
LLRF Plans for SMTF Ruben Carcagno (Fermilab) Nigel Lockyer (University of Pennsylvania) Thanks to DESY, PISA, KEK, Fermilab, SLAC Colleagues Outline Near-term (< 1.5 years) SMTF LLRF plan Long-term (>
More informationDifferential Amplifiers
Differential Amplifiers Benefits of Differential Signal Processing The Benefits Become Apparent when Trying to get the Most Speed and/or Resolution out of a Design Avoid Grounding/Return Noise Problems
More informationMeasuring Non-linear Amplifiers
Measuring Non-linear Amplifiers Transceiver Components & Measuring Techniques MM3 Jan Hvolgaard Mikkelsen Radio Frequency Integrated Systems and Circuits Division Aalborg University 27 Agenda Non-linear
More informationMRI & NMR spectrometer
AMOS MRI & NMR spectrometer The AMOS Spectrometer is a highly modular and flexible unit that provides the ability to customize synchronized configurations for preclinical and clinical MR applications.
More informationRF Signal Generators. SG380 Series DC to 2 GHz, 4 GHz and 6 GHz analog signal generators. SG380 Series RF Signal Generators
RF Signal Generators SG380 Series DC to 2 GHz, 4 GHz and 6 GHz analog signal generators SG380 Series RF Signal Generators DC to 2 GHz, 4 GHz or 6 GHz 1 µhz resolution AM, FM, ΦM, PM and sweeps OCXO timebase
More informationCo-existence. DECT/CAT-iq vs. other wireless technologies from a HW perspective
Co-existence DECT/CAT-iq vs. other wireless technologies from a HW perspective Abstract: This White Paper addresses three different co-existence issues (blocking, sideband interference, and inter-modulation)
More informationutca for SPS 200MHz Low Level RF Upgrade
12th xtca Interest Group Meeting P. Baudrenghien, J. Galindo*, G. Hagmann, G. Kotzian, L. Schmid, A. Spierer CERN BE-RF Today s presentation -LOW LEVEL RF -CERN LLRF PLATFORMS -utca @ CERN-BE -PROOF OF
More informationHigh Speed & High Frequency based Digital Up/Down Converter for WCDMA System
High Speed & High Frequency based Digital Up/Down Converter for WCDMA System Arun Raj S.R Department of Electronics & Communication Engineering University B.D.T College of Engineering Davangere-Karnataka,
More informationR100 Microphonics. Kirk Davis, Mike Drury, Leigh Harwood, Mark Wiseman, etc. Andrew Hutton
R100 Microphonics Andrew Hutton Reporting on work by Kirk Davis, Mike Drury, Leigh Harwood, John Hogan, Kurt Hovater, Thomas Plawski, Mark Wiseman, etc. The Problem Vibrations of the superconducting cavities
More informationSELECTING RF AMPLIFIERS FOR IMPEDANCE CONTROLLED LLRF SYSTEMS - NONLINEAR EFFECTS AND SYSTEM IMPLICATIONS. Abstract
SLAC PUB 12636 July 27 SELECTING RF AMPLIFIERS FOR IMPEDANCE CONTROLLED LLRF SYSTEMS - NONLINEAR EFFECTS AND SYSTEM IMPLICATIONS John D. Fox, Themis Mastorides, Claudio Hector Rivetta and Daniel Van Winkle
More informationBunch-by-Bunch Broadband Feedback for the ESRF
Bunch-by-Bunch Broadband Feedback for the ESRF ESLS RF meeting / Aarhus 21-09-2005 J. Jacob, E. Plouviez, J.-M. Koch, G. Naylor, V. Serrière Goal: Active damping of longitudinal and transverse multibunch
More informationTSEK38 Radio Frequency Transceiver Design: Project work B
TSEK38 Project Work: Task specification A 1(15) TSEK38 Radio Frequency Transceiver Design: Project work B Course home page: Course responsible: http://www.isy.liu.se/en/edu/kurs/tsek38/ Ted Johansson (ted.johansson@liu.se)
More informationMeasurements 2: Network Analysis
Measurements 2: Network Analysis Fritz Caspers CAS, Aarhus, June 2010 Contents Scalar network analysis Vector network analysis Early concepts Modern instrumentation Calibration methods Time domain (synthetic
More informationOversampled ADC and PGA Combine to Provide 127-dB Dynamic Range
Oversampled ADC and PGA Combine to Provide 127-dB Dynamic Range By Colm Slattery and Mick McCarthy Introduction The need to measure signals with a wide dynamic range is quite common in the electronics
More informationINTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS
INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS FUNCTIONS OF A TRANSMITTER The basic functions of a transmitter are: a) up-conversion: move signal to desired RF carrier frequency.
More informationTen-Tec Orion Synthesizer - Design Summary. Abstract
Ten-Tec Orion Synthesizer - Design Summary Lee Jones 7/21/04 Abstract Design details of the low phase noise, synthesized, 1 st local oscillator of the Ten-Tec model 565 Orion transceiver are presented.
More informationHigh Data Rate QPSK Modulator with CCSDS Punctured FEC channel Coding for Geo-Imaging Satellite
International Journal of Advances in Engineering Science and Technology 01 www.sestindia.org/volume-ijaest/ and www.ijaestonline.com ISSN: 2319-1120 High Data Rate QPSK Modulator with CCSDS Punctured FEC
More informationFull Duplex Radios. Sachin Katti Kumu Networks & Stanford University 4/17/2014 1
Full Duplex Radios Sachin Katti Kumu Networks & Stanford University 4/17/2014 1 It is generally not possible for radios to receive and transmit on the same frequency band because of the interference that
More informationALMA Memo No NRAO, Charlottesville, VA NRAO, Tucson, AZ NRAO, Socorro, NM May 18, 2001
ALMA Memo No. 376 Integration of LO Drivers, Photonic Reference, and Central Reference Generator Eric W. Bryerton 1, William Shillue 2, Dorsey L. Thacker 1, Robert Freund 2, Andrea Vaccari 2, James Jackson
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationPhase Noise Measurement Personality for the Agilent ESA-E Series Spectrum Analyzers
Phase Noise Measurement Personality for the Agilent ESA-E Series Spectrum Analyzers Product Overview Now the ESA-E series spectrum analyzers have one-button phase noise measurements, including log plot,
More informationDevelopment of the Model of a Self Excited Loop
Development of the Model of a Self Excited Loop Introduction Development of model in digital domain RF Power System Limiter Controller Loop Phase Shifter Test Results Gopal Joshi, BARC Initial Experiments
More informationDesign & Implementation of an Adaptive Delta Sigma Modulator
Design & Implementation of an Adaptive Delta Sigma Modulator Shahrukh Athar MS CmpE 7 27-6-8 Project Supervisor: Dr Shahid Masud Presentation Outline Introduction Adaptive Modulator Design Simulation Implementation
More information