How to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box Models
|
|
- Kelley Gibson
- 6 years ago
- Views:
Transcription
1 Slide -1 Bogatin Enterprises and LeCroy Corp No Myths Allowed Webinar Time before start: How to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box Models Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises a LeCroy Company Downloaded handouts from, recent publications: PPT-NMA-855 Fall 211 Slide -2 Overview S-parameters as a black box behavioral model Root cause analysis: a powerful methodology Four common patterns and their possible root cause A Pop Quiz
2 Slide -3 For More Information Recent Publications My Blog: What I learned this month Class schedule Boston: Sept Published by Prentice Hall, 29 Hyderabad: Oct 1-11 Bangalore: Oct Singapore: Oct 18 Penang: Oct 2 Shah Alam: Oct 21 San Jose: Nov 8-1 Slide -4 Hands on Labs in All Bogatin Enterprises Classes (simulation software and lab exercises provided) Quite Universal Circuit Simulator (QUCS) Circuit Simulator: transient, frequency domain, S-parameter LeCroy s SI Studio S21 S11 S-parameter viewer Simulate eye diagrams from channel S- parameters Serial data analysis
3 Slide -5 A Special Thank you for all Webinar Attendees 1% discount to any Boston or San Jose, Bogatin Enterprises class: SPSI, Sept 28, 211, Boston DPD, Sept 29, 211, Boston EPSI, Nov 8-9, 211, San Jose SPSI, Nov 1, 211, San Jose Use discount code NMA119A when registering online at Slide -6 The Real World: Interconnects are Not Transparent TX RX Driver Package Board Backplane Board Package Receiver 1. We use S-parameters to describe the behavior of the interconnects 2. We can answer some why questions from the S-parameters
4 Slide -7 Characterize an Interconnect by How Precision Reference Signals Scatter Off a DUT Time Domain t Incident Wave Transmitted wave t Frequency Domain TDR S11 parameter = waveform out from a port waveform in to a port TDT S21 Slide -8 What are S-Parameters? A collection of scattered responses (at every frequency): Reflected sine waves S 11 = sine wave out from port 1 sine wave into port 1 Magnitude and Phase or Transmitted sine waves S 21 = sine wave out from port sine wave into port 1 2 Real, and Imaginary Stored in a special format: Touchstone file.s1p: scattered data from 1 port.s2p: scattered data from 2 ports Freq units are MHz S-parameters db and degrees Reference Z 5 ohm
5 Slide -9 System Simulation with S-Parameter Behavioral Black Box Models TL1 TL3 TL5 V1 U1 1 2 CMOS,3.3V,FAST J2 Port1 Port2 Port3 Port4 m1_1234.s4p 83.5 ohms ps 3. in Stackup TL2 TOP BO ohms ps 3. in Coupled Stackup TL4 J3 Port1 Port2 Port3 Port4 m1_1234.s4p 83.5 ohms ps 3. in Stackup TL6 J4 Port1 Port2 Port3 Port4 m1_1234.s4p U2 1 2 CMOS,3.3V,FAST 83.5 ohms ps 3. in Stackup 83.5 ohms ps 3. in Stackup 83.5 ohms ps 3. in Stackup Differential Response, db Differential Response freq, GHz Differential Response, db freq, GHz freq, GHz Turn S-parameter Behavioral Model into a SPICE compatible model using pole-zero model of S- parameters which any SPICE can use: 5 RX broad band SPICE : Simbeor, HyperLynx, ADS, Sigrity, SiSoft Slide -1 Opening the Lid to the Black Box What treats lay within?
6 Slide -11 Fastest Way to Solve a Problem is to Identify its Root Cause If you have the wrong root cause, you will only fix the problem by luck Slide -12 Don t Think Frequency or Time Domain, Think Frequency AND Time Domain Single ended S-parameters Frequency Domain Measurement Differential S-parameters Circuit simulation Electromagnetic simulation Single ended T-parameters Time Domain Differential T-parameters
7 Slide Port S-Parameters Magnitude and phase Detector Applies to single-ended and differential S-parameters V source ~ 5Ω Transparent interconnect: S11: large, negative db S21: small, negative db Z = 5Ω DUT S11: Return loss Z = 5Ω It is the reflected signal Impedance mismatch from 5 ohms throughout the interconnect A little about losses S21: Insertion loss It is the transmitted signal Impedance mismatches throughout the interconnect Losses 5Ω magnitude/ phase detector Slide -14 Four Important Patterns in S11, S21 Ripples in S11, sometimes in S21: reflections Monotonic drop in S21: losses Broad dips: ¼ wave stub resonances Sharp dips (hi Q), coupling to resonances Insertion loss return loss Insertion loss
8 Slide -15 How Reflections Result in Return, Insertion Loss Ripples min S11 Z < 5 Ohms 5 Ω 5 Ω S21 When Len << ¼ λ max S21 At low frequency ALL interconnects are transparent S11 When Len << ¼ λ Reflections from front and back, 18 deg out of phase No net reflection, all transmitted waves in phase and add S11 large negative db, S21 nearly db Slide -16 When Len = ¼ λ, S21 Lowest, S11 Highest Z < 5 Ohms S21 min S11 max S11 When Len << ¼ λ When Len = 1/4 λ ¼ + + max S21 ¼ ¾ min S21 When Len = ( x n + ¼ ) λ Max S11, min S21 S11
9 Slide -17 When Z 5 Ohms, Multiple Reflections From The Terminations Cause Ripples Z < 5 Ohms S21 min S11 max S11 min S11 1 When Len << ¼ λ When Len = 1/4 λ + ¼ + When Len = λ max S21 ¾ ¼ min S21 max S21 When Len = n x λ Reflected waves from front and back subtract Minimum reflected signal Transmitted waves all in phase, S21 max As frequency increases, insertion, return loss increase, decrease Longer distance between reflections, shorter the frequency between high and low Larger the impedance difference, the larger the modulation S11 Slide -18 Attenuation and Insertion Loss In real interconnects, amplitude drops off exponentially with distance V d α α d 2 out( ) in in nepers/len V d = V e = V 1 db/len out S21= Vin V out S21[ in db] = 2 x log = α [ db / in] x d= attenuation Vin S21 is attenuation when terminations are matched and there is no coupling out of the transmission line d
10 Slide -19 Estimating Attenuation per Length in 5 Ohm Interconnects 1 attenlen = f x f x Df x Dk w atten Len GHz ~ ( 2.3 x Df x Dk ) ~.1dB / inch / GHz db/inch w = line width in mils f in GHz Dk = dielectric constant Df = dissipation factor Measured attenuation from two different transmission lines w = 5 mils Dk = 4 Df =.2 Simple estimate matches measured behavior ok Never sign off on a design based on a rough estimate Slide -2 The ¼ Wave Stub Resonance TD, Len stub Len TD= 6 in nsec 2 x TD When 2 x TD = cycle, minimum received signal TD = ¼ cycle: the quarter wave resonance 1 1 TD= 4 f res f res 1 1 = 4 TD 1.5 = Len f in GHz Len in inches Example: Len =.5 inch, f res = 3 GHz
11 Slide -21 ¼ Wave Resonance in the Frequency Domain Len stub Stub length =.5 inches f res 1 1 = 4 TD 1.5 = Len Stub.5 inches long f res = 3 GHz Where does the energy go? S21 S11 If Nyquist = 3 GHz, no eye at BR = 6 Gbps Slide -22 Measured Insertion Loss with and without Via Stub in a ¼ inch Thick Backplane No via stub in the channel.2 inch via stub 7.5 GHz f res = = = 7.5 GHz Len.2
12 Slide -23 Coupling to Hi-Q Resonances What are hi-q resonators? Any floating metal (copper fill) Plane cavities Slide -24 Via to Cavity Coupling in a 4 Layer Board 3.25 inches.8 inches inches.8 inches 12 GHz f res = = Dk 2 x Len 3 GHz Len S21 wo return vias Plane resonances expected: Len = 3.25 in f res =.92 GHz Len = in f res = 2.5 GHz Len =.8 in f res = 3.75 GHz
13 Slide -25 Four Important Patterns in S11, S21 Ripples in S11, sometimes in S21: reflections Monotonic drop in S21: losses Broad dips: ¼ wave stub resonances Sharp dips (hi Q), coupling to resonances Insertion loss return loss Insertion loss Slide -26 Pop Quiz: What Causes the Higher Loss? Measured SDD21 for 2 differential pairs, up to 1 GHz Same measurement, but up to 2 GHz Dip at 14 GHz Looks like bottom (blue) line has more SDD21 than top (red) line. What causes the higher attenuation? -Conductor loss from surface roughness? - Poor copper plating - High Df in one layer -??? What causes the large dip? - Stub resonance? - Mode conversion? - Resonant coupling to other structures? - Bloch waves and glass weave? - Dielectric absorption resonance? Data courtesy of Bob Haller, Enterasys Which S-parameters might have the answers?
14 Slide -27 Could it Be Mode Conversion? SDD21 SDD11 SCD11 Mode conversion terms: SCD11, SCD21 SCD21 SDD11 shows reflected energy SCD11 shows mode conversion reflected SCD21 shows mode conversion transmitted Slide -28 Get in the habit of looking inside S- parameters Summary You can observe a lot by watching, Yogi Berra Look for the four patterns Ripples Monotonic drop Broad dips Sharp dips This has been just a tip of the iceberg look at data mining S- parameters
15 Slide -29 Slide -3 For More Information Recent Publications My Blog: What I learned this month Class schedule Boston: Sept Published by Prentice Hall, 29 Classes with Hands on Labs: Quite Universal Circuit Simulator (QUCS) LeCroy s SI Studio S21 S11 Hyderabad: Oct 1-11 Bangalore: Oct Singapore: Oct 18 Penang: Oct 2 Shah Alam: Oct 21 San Jose: Nov 8-1
How Return Loss Gets its Ripples
Slide -1 How Return Loss Gets its Ripples an homage to Rudyard Kipling Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises @bethesignal Downloaded handouts from Fall 211 Slide -2 45 Minute
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationLecture 2: Signals and Transmission Lines
Slide -1 Lecture 2: Signals and Transmission Lines Prof Eric Bogatin Signal Integrity Evangelist Teledyne LeCroy www.bethesignal.com Spring 2014 Jan 2014 Slide -2 Schedule 1. Jan 13: Welcome and intro
More informationSignal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy
Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Russ Kramer O.J. Danzy Simulation What is the Signal Integrity Challenge? Tx Rx Channel Asfiakhan Dreamstime.com - 3d People Communication
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationBurn-in & Test Socket Workshop
Burn-in & Test Socket Workshop March 6-9, 2005 Hilton Phoenix East / Mesa Hotel Mesa, Arizona ARCHIVE TM Burn-in & Test Socket Workshop TM COPYRIGHT NOTICE The papers in this publication comprise the proceedings
More informationTaking the Mystery out of Signal Integrity
Slide - 1 Jan 2002 Taking the Mystery out of Signal Integrity Dr. Eric Bogatin, CTO, GigaTest Labs Signal Integrity Engineering and Training 134 S. Wolfe Rd Sunnyvale, CA 94086 408-524-2700 www.gigatest.com
More informationKeysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling
Keysight Technologies Signal Integrity Tips and Techniques Using, VNA and Modeling Article Reprint This article first appeared in the March 216 edition of Microwave Journal. Reprinted with kind permission
More informationData Mining 12-Port S- Parameters
DesignCon 2008 Data Mining 12-Port S- Parameters Dr. Eric Bogatin, Bogatin Enterprises eric@bethesignal.com Mike Resso, Agilent Technologies Mike_Resso@agilent.com Abstract 12-port Differential S-parameters
More informationA Simplified QFN Package Characterization Technique
Slide -1 A Simplified QFN Package Characterization Technique Dr. Eric Bogatin and Trevor Mitchell Bogatin Enterprises Dick Otte, President, Promex 8/1/10 Slide -2 Goal of this Project Develop a simple
More informationElectromagnetic Analysis of AC Coupling Capacitor Mounting Structures
Simbeor Application Note #2008_02, April 2008 2008 Simberian Inc. Electromagnetic Analysis of AC Coupling Capacitor Mounting Structures Simberian, Inc. www.simberian.com Simbeor : Easy-to-Use, Efficient
More informationGuide to CMP-28/32 Simbeor Kit
Guide to CMP-28/32 Simbeor Kit CMP-28 Rev. 4, Sept. 2014 Simbeor 2013.03, Aug. 10, 2014 Simbeor : Easy-to-Use, Efficient and Cost-Effective Electromagnetic Software Introduction Design of PCB and packaging
More informationPCB Routing Guidelines for Signal Integrity and Power Integrity
PCB Routing Guidelines for Signal Integrity and Power Integrity Presentation by Chris Heard Orange County chapter meeting November 18, 2015 1 Agenda Insertion Loss 101 PCB Design Guidelines For SI Simulation
More informationH19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24
H19- Reliable Serial Backplane Data Transmission at 10 Gb/s Slide 1 of 24 Evolution of the Interconnect F r e q u e n c y A c t i v e Channel Architecture Connectors Transmission Media Loss Properties
More informationDemystifying Vias in High-Speed PCB Design
Demystifying Vias in High-Speed PCB Design Keysight HSD Seminar Mastering SI & PI Design db(s21) E H What is Via? Vertical Interconnect Access (VIA) An electrical connection between layers to pass a signal
More informationThe Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects
The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects Dennis Poulin Anritsu Company Slide 1 Outline PSU Signal Integrity Symposium
More informationAries Kapton CSP socket
Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationEffect of slots in reference planes on signal propagation in single and differential t-lines
Simbeor Application Note #2007_09, November 2007 2007 Simberian Inc. Effect of slots in reference planes on signal propagation in single and differential t-lines Simberian, Inc. www.simberian.com Simbeor:
More informationTime Domain Reflectometry (TDR) and Time Domain Transmission (TDT) Measurement Fundamentals
Time Domain Reflectometry (TDR) and Time Domain Transmission (TDT) Measurement Fundamentals James R. Andrews, Ph.D., IEEE Fellow PSPL Founder & former President (retired) INTRODUCTION Many different kinds
More informationBarry Olawsky Hewlett Packard (1/16/2007)
SAS-2 Transmitter/Receiver S-Parameter Measurement (07-012r1) Barry Olawsky Hewlett Packard (1/16/2007) 07-012r1 SAS-2 Transmitter/Receiver S-Parameter Measurement 1 S-Parameter Measurement S11 S12 S13
More informationBill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.
098-219r2 Prepared by: Ed Armstrong Zane Daggett Bill Ham Martin Ogbuokiri Date: 07-24-98 Revised: 09-29-98 Revised again: 10-14-98 Revised again: 12-2-98 Revised again: 01-18-99 1. REQUIREMENTS FOR SPI-3
More informationAries QFP microstrip socket
Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4
More informationCustom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch
Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Measurement and Model Results prepared by Gert Hohenwarter 12/14/2015 1 Table of Contents TABLE OF CONTENTS...2 OBJECTIVE...
More informationDesign of optimal differential viaholes for 6-plane board
Simbeor Application Note #2007_08, October 2007 2007 Simberian Inc. Design of optimal differential viaholes for 6-plane board Simberian, Inc. www.simberian.com Simbeor: Easy-to-Use, Efficient and Cost-Effective
More informationFive Emerging Technologies that will Revolutionize High Speed Systems
lide - 1 Five Emerging Technologies that will Revolutionize High peed ystems Dr. Eric Bogatin, CTO eric@gigatest.com 913-393-1305 GigaTest Labs 134 Wolfe Rd unnyvale, CA 94086 Presented at the High-peed
More informationMinimization of Reflection from AC Coupling Capacitors
Simbeor Application Note #2008_04, September 2008 2008 Simberian Inc. Minimization of Reflection from AC Coupling Capacitors Simberian, Inc. www.simberian.com Simbeor : Easy-to-Use, Efficient and Cost-Effective
More informationValidation & Analysis of Complex Serial Bus Link Models
Validation & Analysis of Complex Serial Bus Link Models Version 1.0 John Pickerd, Tektronix, Inc John.J.Pickerd@Tek.com 503-627-5122 Kan Tan, Tektronix, Inc Kan.Tan@Tektronix.com 503-627-2049 Abstract
More informationPCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing. Introduction
PCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing May 2008, v1.0 Application Note 528 Introduction As data rates increase, designers are increasingly moving away from
More informationEE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS
EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2
More informationPractical Analysis of Backplane Vias
DesignCon 29 Practical Analysis of Backplane Vias Dr. Eric Bogatin, Signal Integrity Evangelist Bogatin Enterprises, eric@bethesignal.com Lambert Simonovich, Backplane Specialist Nortel, lambert@nortel.com
More informationHigh Speed Characterization Report
ESCA-XX-XX-XX.XX-1-3 Mated with: SEAF8-XX-05.0-X-XX-2-K SEAM8-XX-S02.0-X-XX-2-K Description: 0.80 mm SEARAY High-Speed/High-Density Array Cable Assembly, 34 AWG Samtec, Inc. 2005 All Rights Reserved Table
More informationSignal Integrity
www.tuc.com.tw Signal Integrity Factors influencing Signal Integrity 2 Studying Factors Studied the following factors Resin system Fabric Construction Conductor Moisture Temperature Test method 3 Resin
More informationDDR4 memory interface: Solving PCB design challenges
DDR4 memory interface: Solving PCB design challenges Chang Fei Yee - July 23, 2014 Introduction DDR SDRAM technology has reached its 4th generation. The DDR4 SDRAM interface achieves a maximum data rate
More informationRelationship Between Signal Integrity and EMC
Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?
More informationOptimizing Design of a Probe Card using a Field Solver
Optimizing Design of a Probe Card using a Field Solver Rey Rincon, r-rincon@ti.com Texas Instruments 13020 Floyd Rd MS 3616 Dallas, TX. 75243 972-917-4303 Eric Bogatin, bogatin@ansoft.com Bill Beale, beale@ansoft.com
More informationHigh Speed Characterization Report
ERCD_020_XX_TTR_TED_1_D Mated with: ERF8-020-05.0-S-DV-L Description: 0.8mm Edge Rate High Speed Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview... 1
More informationLimitations And Accuracies Of Time And Frequency Domain Analysis Of Physical Layer Devices
Limitations And Accuracies Of Time And Frequency Domain Analysis Of Physical Layer Devices Outline Short Overview Fundamental Differences between TDR & Instruments Calibration & Normalization Measurement
More informationSAS-2 Transmitter/Receiver S- Parameter Measurement (07-012r0) Barry Olawsky Hewlett Packard (1/11/2007)
SAS-2 Transmitter/Receiver S- Parameter Measurement (07-012r0) Barry Olawsky Hewlett Packard (1/11/2007) 07-012r0 SAS-2 Transmitter/Receiver S-Parameter Measurement 1 S-Parameter Measurement S11 S12 S13
More informationHigh Speed Characterization Report
PCIEC-XXX-XXXX-EC-EM-P Mated with: PCIE-XXX-02-X-D-TH Description: 1.00 mm PCI Express Internal Cable Assembly, 30 AWG Twinax Ribbon Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable
More informationAdvanced Signal Integrity Measurements of High- Speed Differential Channels
Advanced Signal Integrity Measurements of High- Speed Differential Channels September 2004 presented by: Mike Resso Greg LeCheminant Copyright 2004 Agilent Technologies, Inc. What We Will Discuss Today
More informationHigh Speed Characterization Report
PCRF-064-XXXX-EC-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH Description: PCI Express Cable Assembly, Low Loss Microwave Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview...
More informationThe Facts about the Input Impedance of Power and Ground Planes
The Facts about the Input Impedance of Power and Ground Planes The following diagram shows the power and ground plane structure of which the input impedance is computed. Figure 1. Configuration of the
More informationPractical Measurements of Dielectric Constant and Loss for PCB Materials at High Frequency
8 th Annual Symposium on Signal Integrity PENN STATE, Harrisburg Center for Signal Integrity Practical Measurements of Dielectric Constant and Loss for PCB Materials at High Frequency Practical Measurements
More informationA Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs
A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net
More informationHigh Speed Characterization Report
HLCD-20-XX-TD-BD-2 Mated with: LSHM-120-XX.X-X-DV-A Description: 0.50 mm Razor Beam High Speed Hermaphroditic Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly
More informationHigh Speed Characterization Report
ECDP-16-XX-L1-L2-2-2 Mated with: HSEC8-125-XX-XX-DV-X-XX Description: High-Speed 85Ω Differential Edge Card Cable Assembly, 30 AWG ACCELERATE TM Twinax Cable Samtec, Inc. 2005 All Rights Reserved Table
More informationThe Effect of Radiation Losses on High Frequency PCB Performance. John Coonrod Rogers Corporation Advanced Circuit Materials Division
he Effect of adiation osses on High Frequency PCB Performance John Coonrod ogers Corporation Advanced Circuit Materials Division he Effect of adiation osses on High Frequency PCB Performance Basic concepts
More informationAN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Design Guideline
AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Subscribe Latest document on the web: PDF HTML Contents Contents Intel Stratix 10 Devices, High Speed Signal Interface Layout... 3 Intel
More informationChallenges and Solutions for Removing Fixture Effects in Multi-port Measurements
DesignCon 2008 Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements Robert Schaefer, Agilent Technologies schaefer-public@agilent.com Abstract As data rates continue to rise
More informationOptimization of Wafer Level Test Hardware using Signal Integrity Simulation
June 7-10, 2009 San Diego, CA Optimization of Wafer Level Test Hardware using Signal Integrity Simulation Jason Mroczkowski Ryan Satrom Agenda Industry Drivers Wafer Scale Test Interface Simulation Simulation
More informationCalibration and De-Embedding Techniques in the Frequency Domain
Calibration and De-Embedding Techniques in the Frequency Domain Tom Dagostino tom@teraspeed.com Alfred P. Neves al@teraspeed.com Page 1 Teraspeed Labs Teraspeed Consulting Group LLC 2008 Teraspeed Consulting
More informationSERDES High-Speed I/O Implementation
SERDES High-Speed I/O Implementation FTF-NET-F0141 Jon Burnett Digital Networking Hardware A R P. 2 0 1 4 External Use Overview SerDes Background TX Equalization RX Equalization TX/RX Equalization optimization
More informationEye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?
EE29C Spring 2 Lecture 2: High-Speed Link Overview and Environment Eye Diagrams V V t b This is a This is a V e Eye Opening - space between and Elad Alon Dept. of EECS t e With voltage noise With timing
More informationAdvanced Product Design & Test for High-Speed Digital Devices
Advanced Product Design & Test for High-Speed Digital Devices Presenters Part 1-30 min. Hidekazu Manabe Application Marketing Engineer Agilent Technologies Part 2-20 min. Mike Engbretson Chief Technology
More informationAgilent Technologies High-Definition Multimedia
Agilent Technologies High-Definition Multimedia Interface (HDMI) Cable Assembly Compliance Test Test Solution Overview Using the Agilent E5071C ENA Option TDR Last Update 013/08/1 (TH) Purpose This slide
More informationMinh Quach. Signal Integrity Consideration and Analysis 4/30/2004. Frequency & Time Domain Measurements/Analysis
Minh Quach. Signal Integrity Consideration and Analysis 4/30/2004 Frequency & Time Domain Measurements/Analysis Outline Three Measurement Methodologies Direct TDR (Time Domain Reflectometry) VNA (Vector
More informationDesign and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz
Design and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz Course Number: 13-WA4 David Dunham, Molex Inc. David.Dunham@molex.com
More informationDramatic Noise Reduction using Guard Traces with Optimized Shorting Vias
DesignCon 2013 Dramatic Noise Reduction using Guard Traces with Optimized Shorting Vias Eric Bogatin, Bogatin Enterprises eric@bethesignal.com Lambert (Bert) Simonovich, Lamsim Enterprises Inc. lsimonovich@lamsimenterprises.com
More informationHigh Speed Characterization Report
QTH-030-01-L-D-A Mates with QSH-030-01-L-D-A Description: High Speed Ground Plane Header Board-to-Board, 0.5mm (.0197 ) Pitch, 5mm (.1969 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents
More informationHigh Speed Characterization Report
SSW-1XX-22-X-D-VS Mates with TSM-1XX-1-X-DV-X Description: Surface Mount Terminal Strip,.1 [2.54mm] Pitch, 13.59mm (.535 ) Stack Height Samtec, Inc. 25 All Rights Reserved Table of Contents Connector Overview...
More informationSET2DIL: Method to Derive Differential Insertion Loss from Single- Ended TDR/TDT Measurements
DESIGNCON 2010 : Method to Derive Differential Insertion Loss from Single- Ended TDR/TDT Measurements Jeff Loyer, Intel Corp. Jeff.Loyer@intel.com Richard Kunze, Intel Corp. Richard.K.Kunze@Intel.com ABSTRACT
More informationDesignCon East Feasibility of 40 to 50 Gbps NRZ Interconnect Design for Terabit Backplanes
DesignCon East 2005 Feasibility of 40 to 50 Gbps NRZ Interconnect Design for Terabit Backplanes Roger Weiss, Paricon Technologies Corporation President, RWeiss@paricon-tech.com Scott McMorrow, Teraspeed
More informationWMB-7: MTT-S Workshop on Filter II: Practical Aspects of Microwave Filter Design and Realization
WMB-7: MTT-S Workshop on Filter II: Practical Aspects of Microwave Filter Design and Realization Passive Intermodulation in Microwave Filters: Experimental Investigation Giuseppe Macchiarella (+), Alessandro
More informationDesigning external cabling for low EMI radiation A similar article was published in the December, 2004 issue of Planet Analog.
HFTA-13.0 Rev.2; 05/08 Designing external cabling for low EMI radiation A similar article was published in the December, 2004 issue of Planet Analog. AVAILABLE Designing external cabling for low EMI radiation
More informationFIBRE CHANNEL CONSORTIUM
FIBRE CHANNEL CONSORTIUM FC-PI-2 Clause 9 Electrical Physical Layer Test Suite Version 0.21 Technical Document Last Updated: August 15, 2006 Fibre Channel Consortium Durham, NH 03824 Phone: +1-603-862-0701
More information25Gb/s Ethernet Channel Design in Context:
25Gb/s Ethernet Channel Design in Context: Channel Operating Margin (COM) Brandon Gore April 22 nd 2016 Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM?
More informationLessons learned: How to Make Predictable PCB Interconnects for Data Rates of 50 Gbps and Beyond
DesignCon 2014 Lessons learned: How to Make Predictable PCB Interconnects for Data Rates of 50 Gbps and Beyond Wendem Beyene, Rambus Inc. wbeyene@rambus.com Yeon-Chang Hahm, Rambus Inc. Jihong Ren, Rambus
More informationJacques Audet VE2AZX ve2azx.net
Jacques Audet VE2AZX ve2azx.net VE2AZX@amsat.org September 2002 rev. May 2013 1 INTRO WHY USE DUPLEXERS? BASIC TYPES OF DUPLEXERS SIMPLE LC MODELS FOR EACH TYPE ADJUSTMENT AND VERIFICATION PUTTING IT ALL
More informationApproach for Probe Card PCB
San Diego, CA High Density and High Speed Approach for Probe Card PCB Takashi Sugiyama Hitachi Chemical Co. Ltd. Overview Technical trend for wafer level testing Requirement for high density and high speed
More informationA Signal Integrity Measuring Methodology in the Extraction of Wide Bandwidth Environmental Coefficients
As originally published in the IPC APEX EXPO Conference Proceedings. A Signal Integrity Measuring Methodology in the Extraction of Wide Bandwidth Environmental Coefficients Eric Liao, Kuen-Fwu Fuh, Annie
More informationMaking Sense of Laminate Dielectric Properties By Michael J. Gay and Richard Pangier Isola
Making Sense of Laminate Dielectric Properties By Michael J. Gay and Richard Pangier Isola Abstract System operating speeds continue to increase as a function of the consumer demand for such technologies
More informationProbe Card Characterization in Time and Frequency Domain
Gert Hohenwarter GateWave Northern, Inc. Probe Card Characterization in Time and Frequency Domain Company Logo 2007 San Diego, CA USA Objectives Illuminate differences between Time Domain (TD) and Frequency
More informationDesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation
DesignCon 2004 Design of 3.125 Gb/s Interconnect for High-bandwidth FPGAs Sherri Azgomi, Altera Corporation sazgomi@altera.com Lawrence Williams, Ph.D., Ansoft Corporation williams@ansoft.com CF-031505-1.0
More informationKeysight MOI for USB Type-C Connectors & Cable Assemblies Compliance Tests (Type-C to Legacy Cable Assemblies)
Revision 01.00 Nov-24, 2015 Universal Serial Bus Type-C TM Specification Revision 1.1 Keysight Method of Implementation (MOI) for USB Type-C TM Connectors and Cables Assemblies Compliance Tests Using Keysight
More informationThe Challenges of Differential Bus Design
The Challenges of Differential Bus Design February 20, 2002 presented by: Arthur Fraser TechKnowledge Page 1 Introduction Background Historically, differential interconnects were often twisted wire pairs
More informationHow to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model
How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model HSD Strategic Intent Provide the industry s premier HSD EDA software. Integration of premier
More informationCharacterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University
DesignCon 2008 Characterization Methodology for High Density Microwave Fixtures Dr. Brock J. LaMeres, Montana State University lameres@ece.montana.edu Brent Holcombe, Probing Technology, Inc brent.holcombe@probingtechnology.com
More informationEnsuring Signal and Power Integrity for High-Speed Digital Systems
Ensuring Signal and Power Integrity for High-Speed Digital Systems An EMC Perspective Christian Schuster Institut für Theoretische Elektrotechnik Technische Universität Hamburg-Harburg (TUHH) Invited Presentation
More informationAmphenol AssembleTech. Contents. SlimSAS LP Cable Assemblies. Amphenol AssembleTech Technical Datasheet
Technical Datasheet Contents Introduction........ 2 Description Features and Benefits Applications Industry Standards Technical Documents Part Numbers.......3 Table 1. Cable Connector Part Number Selection
More informationUnderstanding the Fundamental Principles of Vector Network Analysis. Application Note
Understanding the Fundamental Principles of Vector Network Analysis Application Note Table of Contents Introduction... 3 Measurements in Communications Systems... 3 Importance of Vector Measurements...
More informationHigh Speed Characterization Report
LSHM-150-06.0-L-DV-A Mates with LSHM-150-06.0-L-DV-A Description: High Speed Hermaphroditic Strip Vertical Surface Mount, 0.5mm (.0197") Centerline, 12.0mm Board-to-Board Stack Height Samtec, Inc. 2005
More informationFMD EMI Input Filters
Features Attenuation to 50 db at 500 khz Operating temperature -55 to +125 C Nominal 28 V input, 0 to 50 V operation Transient rating to 100 V for 100 ms Up to 7 A throughput current Compliant to MIL-STD-461C,
More information3 GHz Wide Frequency Model of Surface Mount Technology (SMT) Ferrite Bead for Power/Ground and I/O Line Noise Simulation of High-speed PCB
3 GHz Wide Frequency Model of Surface Mount Technology (SMT) Ferrite Bead for Power/Ground and I/O Line Noise Simulation of High-speed PCB Tae Hong Kim, Hyungsoo Kim, Jun So Pak, and Joungho Kim Terahertz
More informationIntro. to PDN Planning PCB Stackup Technology Series
Introduction to Power Distribution Network (PDN) Planning Bill Hargin In-Circuit Design b.hargin@icd.com.au 425-301-4425 Intro. to PDN Planning 1. Intro/Overview 2. Bypass/Decoupling Strategy 3. Plane
More informationMicrowave Metrology -ECE 684 Spring Lab Exercise T: TRL Calibration and Probe-Based Measurement
ab Exercise T: TR Calibration and Probe-Based Measurement In this project, you will measure the full phase and magnitude S parameters of several surface mounted components. You will then develop circuit
More informationSA18N-20 DATA SHEET. 20 db Fixed Attenuator N Male To N Female Up To 18 GHz Rated To 2 Watts With Passivated Stainless Steel Body.
20 db Fixed Attenuator N Male To N Female Up To 18 GHz Rated To 2 Watts With Passivated Stainless Steel Body Fairview Microwave carries a broad selection of fixed attenuators with a wide range of attenuation
More informationEBERT 1504 Pulse Pattern Generator and Error Detector Datasheet
EBERT 1504 Pulse Pattern Generator and Error Detector Datasheet REV 1.0 1504 KEY FEATURES Four channel NRZ Pulse Pattern Generator and Error Detector Wide operating range between 1 to 15 Gb/s and beyond
More informationDesign and experimental realization of the chirped microstrip line
Chapter 4 Design and experimental realization of the chirped microstrip line 4.1. Introduction In chapter 2 it has been shown that by using a microstrip line, uniform insertion losses A 0 (ω) and linear
More informationTo learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits
1 ECEN 720 High-Speed Links: Circuits and Systems Lab6 Link Modeling with ADS Objective To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed
More informationDesign Insights from Electromagnetic Analysis of Interconnects
Design Insights from Electromagnetic Analysis of Interconnects Yuriy Shlepnev, Simberian Inc. shlepnev@simberian.com Front Range Signal Integrity Seminar, Longmont, CO October 3, 2013 10/8/2013 2013 Simberian
More informationKeysight MOI for USB Type-C Connectors & Cable Assemblies Compliance Tests (Type-C to Legacy Cable Assemblies)
Revision 01.01 Jan-21, 2016 Universal Serial Bus Type-C TM Specification Revision 1.1 Keysight Method of Implementation (MOI) for USB Type-C TM Connectors and Cables Assemblies Compliance Tests Using Keysight
More informationANALYSIS OF BROADBAND GAN SWITCH MODE CLASS-E POWER AMPLIFIER
Progress In Electromagnetics Research Letters, Vol. 38, 151 16, 213 ANALYSIS OF BROADBAND GAN SWITCH MODE CLASS-E POWER AMPLIFIER Ahmed Tanany, Ahmed Sayed *, and Georg Boeck Berlin Institute of Technology,
More informationDepartment of Electrical Engineering University of North Texas
Name: Shabuktagin Photon Khan UNT ID: 10900555 Instructor s Name: Professor Hualiang Zhang Course Name: Antenna Theory and Design Course ID: EENG 5420 Email: khan.photon@gmail.com Department of Electrical
More informationEnhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation
Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation Angelo Zucchetti Advantest angelo.zucchetti@advantest.com Introduction Presented in this article is a technique for generating
More informationLoopBack Relay. GLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay
GLB363 Series With Built-in AC Bypass Capacitors / DC SERIES DESIGNATION GLB363 RELAY TYPE, Sensitive Coil, Surface Mount Ground Shield and Stub pins with AC Bypass Capacitors or No capacitor DESCRIPTION
More informationPreliminary Users Manual for the Self Contained Return Loss and Cable Fault Test Set with Amplified Wideband Noise Source Copyright 2001 Bryan K.
Preliminary Users Manual for the Self Contained Return Loss and Cable Fault Test Set with Amplified Wideband Noise Source Copyright 2001 Bryan K. Blackburn Self Contained Test Set Test Port Regulated 12
More informationDP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005
Application Note DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height REVISION DATE: January 11, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed
More informationDesign of a BAW Quadplexer Module Using NI AWR Software
Application Note Design of a BAW Quadplexer Module Using NI AWR Software Overview With the development of the LTE-Advanced and orthogonal frequency division multiple access (OFDMA) techniques, multiple
More information06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07
06-496r3 SAS-2 Electrical Specification Proposal Kevin Witt SAS-2 Phy Working Group 1/16/07 Overview Motivation Multiple SAS-2 Test Chips Have Been Built and Tested, SAS-2 Product Designs have Started
More informationThe Three Most Confusing Topics in Signal Integrity
Slide -1 The Three Most Confusing Topics in Signal Integrity and how not to be confused with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com eric@bethesignal.com
More information