DLA LAND AND MARITIME COLUMBUS, OHIO
|
|
- Ada Miles
- 6 years ago
- Views:
Transcription
1 REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE PMIC N/ PREPRED BY RICK OFFICER DL LND ND MRITIME Original date of drawing YY-MM-DD CHECKED BY RJESH PITHDI PPROVED BY CHRLES F. SFFLE TITLE MICROCIRCUIT, LINER, LOW POWER OUTPUT MPLIFIERS, MONOLITHIC SILICON CODE IDENT. NO. REV PGE 1 OF 22 MSC N/ 5962-V057-13
2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance low power output amplifiers microcircuit, with an operating temperature range of -55 C to +125 C. 1.2 Vendor Item Drawing dministrative Control Number. The manufacturer s PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation: (s) X E Drawing Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) Generic Circuit function 01 D EP Single low power output amplifier 02 D EP Dual low power output amplifier Case outline(s). The case outline(s) are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 6 MO-178-B Plastic small outline package Y 10 MO-187-B Plastic small outline package Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer: Finish designator B C D E Z Material Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Other DL LND ND MRITIME REV PGE 2
3 1.3 bsolute maximum ratings. 1/ Supply voltage (V S ) V Common mode input voltage (V CM )... -V S 0.7 V to +V S V Differential input voltage... ±0.7 V Power dissipation (P D ) : mw 2/ mw 2/ Storage temperature range (T STG ) C to +125 C Lead temperature (soldering 10 seconds) C Junction temperature range (T J ) C 1.4 Recommended operating conditions. 3/ Supply voltage range (V S ) V to +5 V Operating free-air temperature range (T ) C to +125 C 1.5 Thermal characteristics. Thermal resistance, junction to ambient (θ J ): X package C/W Y package C/W 1/ Stresses beyond those listed under absolute maximum rating may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2/ For device 01, power dissipation (P D ) = ( T J max T ) / θ J = ( ) / 150 = W. For device 02, power dissipation (P D ) = ( T J max T ) / θ J = ( ) / 210 = W. 3/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits. DL LND ND MRITIME REV PGE 3
4 2. PPLICBLE DOCUMENTS JEDEC Solid State Technology ssociation JEDEC PUB 95 Registered and Standard Outlines for Semiconductor s (pplications for copies should be addressed to the Electronic Industries lliance, 2500 Wilson Boulevard, rlington, V or online at 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer s part number as shown in 6.3 herein and as follows:. Manufacturer s name, CGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 container. The unit container shall be marked with the manufacturer s part number and with items and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams Case outlines. The case outlines shall be as shown in and figure Terminal connections. The terminal connections shall be as shown in figure 2. DL LND ND MRITIME REV PGE 4
5 TBLE I. Electrical performance characteristics. 1/ 2/ Test Symbol Conditions V S = ±5 V, G = +1, R L = 1 kω to ground, T Dynamic performance section. -3 db bandwidth BW G = +1, V OUT = 0.02 V PP +25 C 01, typical MHz Bandwidth for 0.1 db flatness G = +1, V OUT = 2 V PP G = +2, V OUT = 0.02 V PP G = +2, V OUT = 2 V PP, R L = 100 Ω 30 typical 90 typical +25 C 01, 02 7 typical MHz Slew rate SR G = +2, V OUT = 6 V step +25 C 01, typical V/µs Settling time to 0.1% t S G = +2, V OUT = 2 V step +25 C 01, typical ns Settling time to 0.01% t S G = +2, V OUT = 2 V step +25 C 01, typical ns Noise / harmonic performance section. Harmonic distortion SFDR V OUT = 2 V PP, f C = 100 khz +25 C 01, typical dbc V OUT = 2 V PP, f C = 1 MHz V OUT = 2 V PP, f C = 2 MHz V OUT = 2 V PP, f C = 5 MHz -93 typical -80 typical -61 typical Input voltage noise f = 10 Hz +25 C 01, typical nv / f = 100 khz 1 typical Hz Input current noise f = 10 Hz +25 C 01, typical p / f = 100 khz 2.8 typical Hz 0.1 Hz to 10 Hz noise G = +101, R F = 1 kω, R G = 10 Ω +25 C 01, typical nv PP See footnotes at end of table. DL LND ND MRITIME REV PGE 5
6 TBLE I. Electrical performance characteristics Continued. 1/ 2/ Test Symbol Conditions V S = ±5 V, G = +1, R L = 1 kω to ground, T DC performance section. Input offset voltage V IO +25 C 01, µv -28 typical Input offset voltage drift V IO +25 C 01, typical µv / C Input bias current I IB +25 C 01, µ -11 typical Input bias current drift I IB +25 C 01, 02 3 typical n / C Input bias offset current I IBO +25 C 01, µ typical Open loop gain OL V OUT = -4 V to +4 V +25 C 01, db Input characteristics section. 110 typical Input resistance, common mode Input resistance, differential Input capacitance, common mode Input capacitance, differential R IN +25 C 01, typical MΩ R IN +25 C 01, typical kω C IN +25 C 01, 02 3 typical pf C IN +25 C 01, typical pf Input common mode voltage range V INR +25 C 01, to +4.1 typical V Common mode rejection ratio CMRR V CM = -2 V to +2 V +25 C 01, db -120 typical See footnotes at end of table. DL LND ND MRITIME REV PGE 6
7 TBLE I. Electrical performance characteristics Continued. 1/ 2/ Test Symbol Conditions V S = ±5 V, G = +1, R L = 1 kω to ground, T Output characteristics section. Output overdrive recovery time Positive output voltage swing V IN = ±5 V, G = C 01, typical ns R L = 1 kω +25 C 01, V 4.96 typical R L = 100 Ω typical Negative output voltage swing R L = 1 kω +25 C 01, V typical R L = 100 Ω typical Output current I OUT SFDR = -45 dbc +25 C 01, typical m Short circuit current I SC Sinking / sourcing +25 C 01, typical m Capacitive load drive 30% overshoot, G = C 01, typical pf Power supply section. Operating range +25 C 01, 02 3 to 10 typical V Quiescent current per amplifier +25 C 01, m 3.0 typical DISBLE = -5 V typical Power supply rejection ratio +PSRR +V S = 4 V to 6 V, -V S = -5 V +25 C 01, db -125 typical -PSRR +V S = 5 V, -V S = -4 V to -6 V typical See footnotes at end of table. DL LND ND MRITIME REV PGE 7
8 TBLE I. Electrical performance characteristics Continued. 1/ 2/ Test Symbol Conditions V S = ±5 V, G = +1, R L = 1 kω to ground, T DISBLE pin section. DISBLE voltage Enabled +25 C 01, 02 >+V S 0.5 typical V Disabled <+V S 2 typical Input current, enabled I IN DISBLE = +5 V +25 C 01, typical µ Input current, disabled I IN DISBLE = -5 V +25 C 01, typical µ Switching speed, enabled Switching speed, disabled +25 C 01, typical µs +25 C 01, typical µs See footnotes at end of table. DL LND ND MRITIME REV PGE 8
9 TBLE I. Electrical performance characteristics Continued. 1/ 2/ Test Symbol Conditions 2/ V S = +5 V, G = +1, R L = 1 kω to midsupply, T Dynamic performance section. -3 db bandwidth BW G = +1, V OUT = 0.02 V PP +25 C 01, typical MHz Bandwidth for 0.1 db flatness G = +1, V OUT = 2 V PP G = +2, V OUT = 0.02 V PP G = +2, V OUT = 2 V PP, R L = 100 Ω 30 typical 90 typical +25 C 01, 02 7 typical MHz Slew rate SR G = +2, V OUT = 3 V step +25 C 01, typical V/µs Settling time to 0.1% t S G = +2, V OUT = 2 V step +25 C 01, typical ns Settling time to 0.01% t S G = +2, V OUT = 2 V step +25 C 01, typical ns Noise / harmonic performance section. Harmonic distortion SFDR V OUT = 2 V PP, f C = 100 khz +25 C 01, typical dbc V OUT = 2 V PP, f C = 1 MHz V OUT = 2 V PP, f C = 2 MHz V OUT = 2 V PP, f C = 5 MHz -93 typical -80 typical -61 typical Input voltage noise f = 10 Hz +25 C 01, typical nv / f = 100 khz 1 typical Hz Input current noise f = 10 Hz +25 C 01, typical p / f = 100 khz 2.8 typical Hz 0.1 Hz to 10 Hz noise G = +101, R F = 1 kω, R G = 10 Ω +25 C 01, typical nv PP See footnotes at end of table. DL LND ND MRITIME REV PGE 9
10 TBLE I. Electrical performance characteristics Continued. 1/ 2/ Test Symbol Conditions 2/ V S = +5 V, G = +1, R L = 1 kω to midsupply, T DC performance section. Input offset voltage V IO +25 C 01, µv -30 typical Input offset voltage drift V IO +25 C 01, typical µv / C Input bias current I IB +25 C 01, µ -11 typical Input bias current drift I IB +25 C 01, 02 3 typical n / C Input bias offset current I IBO +25 C 01, µ typical Open loop gain OL V OUT = 0.5 V to 4.5 V +25 C 01, db Input characteristics section. 110 typical Input resistance, common mode Input resistance, differential Input capacitance, common mode Input capacitance, differential R IN +25 C 01, typical MΩ R IN +25 C 01, typical kω C IN +25 C 01, 02 3 typical pf C IN +25 C 01, typical pf Input common mode voltage range V INR +25 C 01, to 4.1 typical V Common mode rejection ratio CMRR V CM = 1 V to 4 V +25 C 01, db -118 typical See footnotes at end of table. DL LND ND MRITIME REV PGE 10
11 TBLE I. Electrical performance characteristics Continued. 1/ 2/ Test Symbol Conditions 2/ V S = +5 V, G = +1, R L = 1 kω to midsupply, T Output characteristics section. Output overdrive recovery time Positive output voltage swing V IN = 0 V to 5 V, G = C 01, typical ns R L = 1 kω +25 C 01, V 4.98 typical R L = 100 Ω typical Negative output voltage swing R L = 1 kω +25 C 01, V typical R L = 100 Ω typical Output current I OUT SFDR = -45 dbc +25 C 01, typical m Short circuit current I SC Sinking / sourcing +25 C 01, typical m Capacitive load drive 30% overshoot, G = C 01, typical pf Power supply section. Operating range +25 C 01, 02 3 to 10 typical V Quiescent current per amplifier +25 C 01, m 2.8 typical DISBLE = 0 V typical Power supply rejection ratio +PSRR +V S = 4.5 V to 5.5 V, -V S = 0 V +25 C 01, db -123 typical -PSRR +V S = 5 V, -V S = -0.5 V to +0.5 V typical See footnotes at end of table. DL LND ND MRITIME REV PGE 11
12 TBLE I. Electrical performance characteristics Continued. 1/ 2/ Test Symbol Conditions 2/ V S = +5 V, G = +1, R L = 1 kω to midsupply, T DISBLE pin section. DISBLE voltage Enabled +25 C 01, 02 >+V S 0.5 typical V Disabled <+V S 2 typical Input current, enabled I IN DISBLE = +5 V +25 C 01, typical µ Input current, disabled I IN DISBLE = 0 V +25 C 01, typical µ Switching speed, enabled Switching speed, disabled +25 C 01, typical µs +25 C 01, typical µs See footnotes at end of table. DL LND ND MRITIME REV PGE 12
13 TBLE I. Electrical performance characteristics Continued. 1/ 2/ Test Symbol Conditions 2/ V S = +3 V, G = +1, R L = 1 kω to midsupply, T Dynamic performance section. -3 db bandwidth BW G = +1, V OUT = 0.02 V PP +25 C 01, typical MHz Bandwidth for 0.1 db flatness G = -1, V OUT = 1 V PP G = +2, V OUT = 0.02 V PP G = +2, V OUT = 2 V PP, R L = 100 Ω 45 typical 90 typical +25 C 01, 02 7 typical MHz Slew rate SR G = +2, V OUT = 1 V step +25 C 01, typical V/µs Settling time to 0.1% t S G = +2, V OUT = 2 V step +25 C 01, typical ns Settling time to 0.01% t S G = +2, V OUT = 2 V step +25 C 01, typical ns Noise / harmonic performance section. Harmonic distortion SFDR V OUT = 2 V PP, f C = 100 khz, G = +2 V OUT = 1 V PP, f C = 1 MHz, G = -1 V OUT = 1 V PP, f C = 2 MHz, G = -1 V OUT = 1 V PP, f C = 5 MHz, G = C 01, typical dbc -84 typical -77 typical -60 typical Input voltage noise f = 10 Hz +25 C 01, typical nv / f = 100 khz 1 typical Hz Input current noise f = 10 Hz +25 C 01, typical p / f = 100 khz 2.8 typical Hz 0.1 Hz to 10 Hz noise G = +101, R F = 1 kω, R G = 10 Ω +25 C 01, typical nv PP See footnotes at end of table. DL LND ND MRITIME REV PGE 13
14 TBLE I. Electrical performance characteristics Continued. 1/ 2/ Test Symbol Conditions 2/ V S = +3 V, G = +1, R L = 1 kω to midsupply, T DC performance section. Input offset voltage V IO +25 C 01, µv -30 typical Input offset voltage drift V IO +25 C 01, typical µv / C Input bias current I IB +25 C 01, µ -11 typical Input bias current drift I IB +25 C 01, 02 3 typical n / C Input bias offset current I IBO +25 C 01, µ typical Open loop gain OL V OUT = 0.5 V to 2.5 V +25 C 01, db Input characteristics section. 108 typical Input resistance, common mode Input resistance, differential Input capacitance, common mode Input capacitance, differential Input common mode voltage range Common mode rejection ratio R IN +25 C 01, typical MΩ R IN +25 C 01, typical kω C IN +25 C 01, 02 3 typical pf C IN +25 C 01, typical pf V INR +25 C 01, to 2.1 typical V CMRR V CM = 1.1 V to 1.9 V +25 C 01, db -124 typical See footnotes at end of table. DL LND ND MRITIME REV PGE 14
15 TBLE I. Electrical performance characteristics Continued. 1/ 2/ Test Symbol Conditions 2/ V S = +3 V, G = +1, R L = 1 kω to midsupply, T Output characteristics section. Output overdrive recovery time Positive output voltage swing V IN = 0 V to 3 V, G = C 01, typical ns R L = 1 kω +25 C 01, V 2.97 typical R L = 100 Ω typical Negative output voltage swing R L = 1 kω +25 C 01, V 0.01 typical R L = 100 Ω typical Output current I OUT SFDR = -45 dbc +25 C 01, typical m Short circuit current I SC Sinking / sourcing +25 C 01, typical m Capacitive load drive 30% overshoot, G = C 01, typical pf Power supply section. Operating range +25 C 01, 02 3 to 10 typical V Quiescent current per amplifier +25 C 01, m 2.7 typical DISBLE = 0 V typical Power supply rejection ratio +PSRR +V S = 2.7 V to 3.7 V, -V S = 0 V +25 C 01, db -121 typical -PSRR +V S = 3 V, -V S = -0.3 V to +0.7 V typical See footnotes at end of table. DL LND ND MRITIME REV PGE 15
16 TBLE I. Electrical performance characteristics Continued. 1/ 2/ Test Symbol Conditions 2/ V S = +3 V, G = +1, R L = 1 kω to midsupply, T DISBLE pin section. DISBLE voltage Enabled +25 C 01, 02 >+V S 0.5 typical V Disabled <+V S + 2 typical Input current, enabled I IN DISBLE = +3 V +25 C 01, typical µ Input current, disabled I IN DISBLE = 0 V +25 C 01, typical µ Switching speed, enabled Switching speed, disabled +25 C 01, typical µs +25 C 01, typical µs 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design. 2/ Products supplied to this drawing have been characterized across the military temperature range of -55 C to +125 C but, are only production tested at +25 C. DL LND ND MRITIME REV PGE 16
17 Case X FIGURE 1. Case outlines. DL LND ND MRITIME REV PGE 17
18 Case X continued. Dimensions Symbol Inches Millimeters Med Med b c D E E e BSC 0.95 BSC L L BSC 0.60 BSC NOTES: 1. Controlling dimensions are millimeter, inch dimensions are given for reference only. 2. Falls within reference to JEDEC MO-178-B. FIGURE 1. Case outlines - continued. DL LND ND MRITIME REV PGE 18
19 Case Y FIGURE 1. Case outlines - Continued. DL LND ND MRITIME REV PGE 19
20 Case Y continued. Dimensions Symbol Inches Millimeters Med Med b c D E E e BSC 0.50 BSC L NOTES: 1. Controlling dimensions are millimeter, inch dimensions are given for reference only. 2. Falls within reference to JEDEC MO-187-B. FIGURE 1. Case outlines - Continued. DL LND ND MRITIME REV PGE 20
21 01 Case outline X Terminal number Terminal symbol Description 1 OUT Output. 2 -V S Negative supply. 3 +IN Noninverting input. 4 -IN Inverting input. 5 DISBLE Disable. 6 +V S Positive supply. 02 Case outline Y Terminal number Terminal symbol Description 1 OUT1 Output IN1 Inverting input IN1 Noninverting input V S Negative supply. 5 DISBLE1 Disable 1. 6 DISBLE2 Disable IN2 Noninverting input IN2 Inverting input 2. 9 OUT2 Output V S Positive supply. FIGURE 2. Terminal connections. DL LND ND MRITIME REV PGE 21
22 4. VERIFICTION 4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable. 5. PREPRTION FOR DELIVERY 5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer s standard commercial practices for electrostatic discharge sensitive devices. 6. NOTES 6.1 ESDS. s are electrostatic discharge sensitive and are classified as ESDS class 1 minimum. 6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer s data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided. 6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DL Land and Maritime maintains an online database of all current sources of supply at Vendor item drawing administrative control number 1/ manufacturer CGE code Vendor part number -01XE D4897-1SRJZ-EPR7-02YE D4897-2TRMZ-EP 1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation. CGE code Source of supply nalog s Route 1 Industrial Park P.O. Box 9106 Norwood, M Point of contact: Raheen Business Park Limerick, Ireland DL LND ND MRITIME REV PGE 22
DLA LAND AND MARITIME COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 PMIC N/ PREPRED BY RICK
More informationDLA LAND AND MARITIME COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Table I, input offset voltage test, delete 9 mv and substitute 8 mv. Table I, input offset current test, delete 20 n and substitute 2 n. Table I, input bias current
More informationDLA LAND AND MARITIME COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 PMIC N/ PREPRED BY RICK
More informationDLA LAND AND MARITIME COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 PMIC N/ PREPRED BY RICK OFFICER DL
More informationREVISIONS LTR DESCRIPTION DATE APPROVED Thomas M. Hess. Update boilerplate paragraphs to current requirements. - PHN
REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate paragraphs to current requirements. - PHN 11-11-29 Thomas M. Hess B dd device type 03. - phn 12-02-27 Thomas M. Hess CURRENT DESIGN CTIVITY CGE
More informationDLA LAND AND MARITIME COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Correct the vendor part number from SN65LVDS31MDTEP to SN65LVDS31MDREP. Make change to the V OC(PP) test by deleting 150 mv maximum and replacing with 50 mv typical..
More informationDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED dd reference information to section 2. Make change to notes specified under figure 1. Update boilerplate paragraphs to current requirements. - ro 11-12-01 C. SFFLE
More informationDLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, CMOS, ±% V/ +5V, 4 Ω, SINGLE SPDT SWITCH, MONOLITHIC SILICON REVISIONS
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 PMIC N/ PREPRED BY Phu H. Nguyen DL
More informationCorrect lead finish for device 01 on last page. - CFS
REVISIONS LTR DESCRIPTION DTE PPROVED B Correct lead finish for device 01 on last page. - CFS Update paragraph 6.3, device -02X is no longer available. Update paragraphs to current requirements. - ro 05-12-02
More informationDLA LAND AND MARITIME COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/ PREPRED BY RICK OFFICER
More informationDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Change the topside marking from M3232C to MB3232M as specified under paragraph 6.3. Make change to note 2 and add note to case outline Y as specified under figure
More informationDISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.
REVISIONS LTR DESCRIPTION DTE PPROVED dd terminal symbol description information under figure 2. Mode of transportation and quantity column under paragraph 6.3. Update document paragraphs to current requirements.
More informationDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL-LINEAR, 1 OHM, SPDT ANALOG SWITCH, MONOLITHIC SILICON REVISIONS
REVISIONS LTR DESCRIPTION DTE PPROVED Update document paragraphs to current requirements. - ro 14-06-25 C. SFFLE CURRENT DESIGN CTIVITY CGE CODE HS CHNGED NMES TO: DL LND ND MRITIME 43218-3990 Prepared
More informationLTR DESCRIPTION DATE (YY-MM-DD) APPROVED. Update boilerplate paragraphs to current requirements. - PHN
REVISIONS LTR DESCRIPTION DTE (YY-MM-DD) PPROVED B Update boilerplate paragraphs to current requirements. - PHN Update boilerplate to current MIL-PRF-38535 requirements. - PHN 10-01-19 Thomas M. Hess 15-11-24
More informationDLA LAND AND MARITIME COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Update document paragraph to current requirements. - ro 17-11-15 Charles F. Saffle Prepared in accordance with SME Y14.24 REV PGE REV PGE Vendor item drawing REV STTUS
More informationDEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, PRECISION PROGRAMMABLE REFERENCE, MONOLITHIC SILICON REVISIONS
REVISIONS LTR DESCRIPTION DTE PPROVED B dd device type 02. Update boilerplate to current revision. - CFS Update boilerplate paragraphs to current requirements. - PHN 06-07-06 Thomas M. Hess 13-09-12 Thomas
More informationDEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, 17 V, 1.5 A SYNCHRONOUS STEP-DOWN CONVERTER, MONOLITHIC SILICON REVISIONS
REVISIONS LTR DESCRIPTION DTE PPROVED dd device type 02. - PHN 07-11-06 Thomas M. Hess B dd device type 03. - PHN 07-11-27 Thomas M. Hess C dd test conditions to the P-channel MOSFET current limit test
More informationDEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, 3.3 V CAN TRANSCEIVERS, MONOLITHIC SILICON REVISIONS
REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate to current MIL-PRF-38535 requirements. - PHN 14-01-09 Thomas M. Hess CURRENT DESIGN CTIVITY CGE CODE HS CHNGED NMES TO: DL LND ND MRITIME 43218-3990
More informationTITLE MICROCIRCUIT, DIGITAL, ADVANCED CMOS, 16- BIT BUS TRANSCEIVER WITH THREE-STATE OUTPUTS, TTL COMPATIBLE, MONOLITHIC SILICON REVISIONS
REVISIONS LTR DESCRIPTION DTE PPROVED B Update boilerplate paragraphs to current requirements. - PHN Update boilerplate to current MIL-PRF-38535 requirements. - PHN 09-02-04 Charles F. Saffle 15-07-28
More informationDEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Correct terminal connections in figure 2. - phn 07-06-25 Thomas M. Hess B Update boilerplate to current MIL-PRF-38535 requirements. - PHN 14-03-20 Thomas M. Hess CURRENT
More informationTITLE MICROCIRCUIT, DIGITAL, ADVANCED CMOS, 16- BIT D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS, TTL COMPATIBLE, MONOLITHIC SILICON REVISIONS
REVISIONS LTR DESCRIPTION DTE PPROVED B Update boilerplate paragraphs to current requirements. - PHN Update boilerplate to current MIL-PRF-38535 requirements. - PHN 09-02-17 Charles F. Saffle 15-07-28
More informationDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED B Update boilerplate paragraphs to current requirements. - PHN Update boilerplate to current MIL-PRF-38535 requirements. - PHN 10-06-22 Thomas M. Hess 16-03-21 Thomas
More informationREVISIONS LTR DESCRIPTION DATE APPROVED Thomas M. Hess. Update boilerplate to current MIL-PRF requirements. - PHN
REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate to current MIL-PRF-38535 requirements. - PHN 14-06-24 Thomas M. Hess CURRENT DESIGN CTIVITY CGE CODE HS CHNGED NMES TO: DL LND ND MRITIME 43218-3990
More informationDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, SWITCH MODE LEAD ACID BATTERY CHARGER, MONOLITHIC SILICON
REVISIONS LTR DESCRIPTION DTE PPROVED dd the minimum limit to the High output voltage (V OH ) test as specified under Table I. Updating document paragraph to current requirements. - ro 16-05-24 C. SFFLE
More informationDLA LAND AND MARITIME COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE 18 19 20 21 22 23 24 25 REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
More informationDEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE
REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate paragraphs to current requirements. - PHN 09-11-09 Thomas M. Hess Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV
More informationV62/03634 DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE
REVISIONS LTR DESCRIPTION DTE PPROVED dd new device type 09. Update boilerplate to current requirements. Corrections throughout. - CFS 06-12-11 Thomas M. Hess B Update boilerplate paragraphs to current
More informationTITLE MICROCIRCUIT, DIGITAL, MICROPROCESSOR VOLTAGE MONITORS WITH PROGRAMMABLE VOLTAGE DETECTION, MONOLITHIC SILICON REVISIONS
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 PMIC N/ PREPRED BY Phu H. Nguyen DL LND ND
More informationDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, CONTROLLER AREA NETWORK (CAN) TRANSCEIVER, MONOLITHIC SILICON
REVISIONS LTR DESCRIPTION DTE PPROVED dd JEDEC references under section 2. Update document paragraphs to current requirements. - ro 15-10-20 C. SFFLE CURRENT DESIGN CTIVITY CGE CODE HS CHNGED NMES TO:
More informationDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED dd device type 09. - phn 08-03-24 Thomas M. Hess B C Update boilerplate to current MIL-PRF-38535 requirements. - PHN Correct terminal connections, pin 4 and pin 5
More informationDEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE, MONOLITHIC SILICON REVISIONS
REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate to current MIL-PRF-38535 requirements. - PHN 13-12-11 Thomas M. Hess CURRENT DESIGN CTIVITY CGE CODE HS CHNGED NMES TO: DL LND ND MRITIME 43218-3990
More informationDEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate to current MIL-PRF-38535 requirements. - PHN 17-01-24 Thomas M. Hess CURRENT DESIGN CTIVITY CGE CODE HS CHNGED NMES TO: DL LND ND MRITIME 43218-3990
More informationDISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited. DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE
REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate paragraphs to current requirements. - PHN 09-06-24 Thomas M. Hess B Correct dimensions E and E1, case Y in Figure 1. Update boilerplate paragraphs
More informationDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, HIGH SPEED ISOLATORS, MONOLITHIC SILICON REVISIONS
REVISIONS LTR DESCRIPTION DTE PPROVED Make change to note 2 as specified under paragraph 6.3. Update document paragraphs to current requirements. - ro 15-05-14 C. SFFLE CURRENT DESIGN CTIVITY CGE CODE
More informationA Add footnote to paragraphs and 6.3. Make changes to figure 1 and the dimensions table. - ro
REVISIONS LTR DESCRIPTION DTE PPROVED dd footnote to paragraphs 1.2.2 and 6.3. Make changes to figure 1 and the dimensions table. - ro 12-01-12 C. SFFLE B Update document paragraphs to current requirements.
More informationDISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.
REISIONS LTR DESCRIPTION DTE PPROED Update boilerplate to current MIL-PRF-38535 requirements. - PHN 17-11-16 Thomas M. Hess B Correct number of pin in section 1.2.2. - PHN 18-09-05 Thomas M. Hess Prepared
More informationDISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.
REVISIONS LTR DESCRIPTION DTE PPROVED dd Mode of transportation and quantity column under paragraph 6.3. Update document paragraphs to current requirements. - ro 18-06-04 C. SFFLE Prepared in accordance
More informationTITLE MICROCIRCUIT, LINEAR, 16-BIT, ISOLATED SIGMA-DELTA MODULATOR, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED REV PAGE REV PAGE REV
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 PMIC N/ PREPRED BY Phu H. Nguyen DL LND ND
More informationTITLE MICROCIRCUIT, DIGITAL, 200 MHz GENERAL PURPOSE CLOCK BUFFER, PCI-X COMPLIANT, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED
REISIONS LTR DESCRIPTION DTE PPROED dd top side marking in section 6.3.-phn 13-03-21 Thomas M. Hess B Correct part number in section 6.3. - phn 14-05-05 Thomas M. Hess Prepared in accordance with SME Y14.24
More informationTITLE MICROCIRCUIT, LINEAR, V AUX POWER DISTRIBUTION SWITCH, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED REV PAGE REV PAGE REV
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 PMIC N/ PREPRED BY Phu H. Nguyen DL LND ND
More informationDEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, CMOS, GENERAL PURPOSE LINK LAYER CONTROLLER, MONOLITHIC SILICON
REVISIONS LTR DESCRIPTION DTE PPROVED B Update boilerplate paragraphs to current requirements. - CFS Update boilerplate paragraphs to current requirements. - PHN 08-02-25 Thomas M. Hess 13-10-28 Thomas
More informationDEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, DIGITAL TRANSMITTER, MONOLITHIC SILICON REVISIONS
REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate to current MIL-PRF-38535 requirements. - PHN 14-03-20 Thomas M. Hess CURRENT DESIGN CTIVITY CGE CODE HS CHNGED NMES TO: DL LND ND MRITIME 43218-3990
More informationCorrect the maximum operating temperature range in section 1.1, 1.3 and phn. Update boilerplate to current MIL-PRF requirements.
REVISIONS LTR DESCRIPTION DTE PPROVED B Correct the maximum operating temperature range in section 1.1, 1.3 and 1.4. - phn Update boilerplate to current MIL-PRF-38535 requirements. - PHN 09-08-18 Thomas
More informationDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate paragraphs to current requirements. - ro 12-10-23 C. SFFLE CURRENT DESIGN CTIVITY CGE CODE HS CHNGED NMES TO: DL LND ND MRITIME 43218-3990 Prepared
More informationDLA LAND AND MARITIME COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Under paragraph 6.3, delete the tube quantity of 36 units and replace with 96 units. - ro 17-06-05 C. SFFLE Prepared in accordance with SME Y14.24 REV PGE REV PGE
More informationDEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED B dd device type 02. Update boilerplate to current revision. - CFS Update boilerplate to current MIL-PRF-38535 requirements. - PHN 06-12-15 Thomas M. Hess 14-01-27
More informationDISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.
REVISIONS LTR DESCRIPTION DTE PPROVED Update document paragraphs to current requirements. - ro 18-05-08 C. SFFLE Prepared in accordance with SME Y14.24 REV PGE REV PGE Vendor item drawing REV STTUS OF
More informationDEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE
REVISIONS TR DESCRIPTION DTE PPROVED B Update boilerplate paragraphs to current requirements. - PN Update boilerplate to current MI-PRF-38535 requirements. - PN 11-08-22 Thomas M. ess 16-09-20 Thomas M.
More informationTITLE MICROCIRCUIT, LINEAR, LC 2 MOS, QUAD SPST SWITCHES, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED REV PAGE REV PAGE REV
REIION LTR ECRIPTION TE PPROE Prepared in accordance with ME Y14.24 endor item drawing RE PGE RE PGE RE TTU OF PGE RE PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 PMIC N/ PREPRE BY Phu H. Nguyen L LN N MRITIME 43218-3990
More informationDLA LAND AND MARITIME COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED B dd case outline Y. Inactivate device type -01XE. Update document paragraphs to current requirements. - ro dd Vendor part number D7949SCPZ-EP-R2. dd Transportation
More informationDISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 PMIC N/ PREPRED BY Phu H. Nguyen DL LND
More informationAdd device type 02. Update boilerplate to current revision. - CFS
REVISIONS LTR DESCRIPTION DTE PPROVED B C dd device type 02. Update boilerplate to current revision. - CFS Correct circuit function descriptions in paragraph 1.2.1 to accurately describe devices. - CFS
More informationTITLE MICROCIRCUIT, DIGITAL, PHASE DETECTOR/ FREQUENCY SYNTHESIZER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED
REVISIONS LTR DESCRIPTION DTE PPROVED dd lead finish E to the devices. - PHN 18-02-15 Thomas M. Hess Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE
More informationDEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE
REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate paragraphs to current requirements. - PHN 10-01-19 Thomas M. Hess Prepared in accordance with SME Y14.24 REV PGE REV PGE Vendor item drawing REV
More informationDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED B Update boilerplate paragraphs to current requirements. - PHN dd a note to figure 1 terminal connections. Update document paragraphs to current requirements. - ro
More informationDISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.
REVISIONS LTR DESCRIPTION DTE PPROVED dd Mode of transportation and quantity column under paragraph 6.3. Update document paragraphs to current requirements. - ro 18-07-05 C. SFFLE Prepared in accordance
More informationDEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, VOLTAGE PREREGULATOR, HIGH POWER FACTOR, MONOLITHIC SILICON
REVSONS LTR DESCRPTON DTE PPROVED Update boilerplate paragraphs to current requirements. - ro 12-08-29 C. SFFLE CURRENT DESGN CTVTY CGE CODE HS CHNGED NMES TO: DL LND ND MRTME 43218-3990 Prepared in accordance
More informationV62/03626 REVISIONS LTR DESCRIPTION DATE APPROVED REV PAGE REV PAGE REV REV STATUS OF PAGES PAGE
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE 18 19 20 REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 PMIC N/ Original
More informationTITLE MICROCIRCUIT, LINEAR, DUAL, 16-BIT NANODAC+ WITH 4 ppm/ C REFERENCE, SPI INTERFACE, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 PMIC N/ PREPRED BY Phu
More informationDISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.
REVISIONS TR DESCRIPTION DTE PPROVED Update boilerplate to current MIPRF38535 requirements. PN 170417 Thomas M. ess CURRENT DESIGN CTIVITY CGE CODE S CNGED NMES TO: D ND ND MRITIME COUMBUS, OIO 432183990
More informationDISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.
REVISIONS LTR DESCRIPTION DTE PPROVED Make correction to SDIO, SDO Outputs parameter by deleting both Input and replacing with Output. Update document paragraphs to current requirements. - ro 18-10-02
More informationDISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.
REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate to current MIL-PRF-38535 requirements. - PHN 17-11-16 Thomas M. Hess CURRENT DESIGN CTIVITY CGE CODE HS CHNGED NMES TO: DL LND ND MRITIME 43218-3990
More informationTITLE MICROCIRCUIT, LINEAR, DC MOTOR DRIVER IC, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED REV PAGE REV PAGE REV REV STATUS OF PAGES
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 PMIC N/ PREPRED BY Phu H. Nguyen
More informationTITLE MICROCIRCUIT, DIGITAL, 16 BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS, MONOLITHIC SILICON
REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate to current MIL-PRF-38535 requirements. - PHN 18-05-22 Thomas M. Hess Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE
More informationSingle, 500MHz Voltage Feedback Amplifier
Amplify the Human Experience Comlinear CLC1006 Single, 500MHz Voltage Feedback Amplifier features n 500MHz -3dB bandwidth at G=2 n 1,400V/μs slew rate n 0.06%/0.06 differential gain/ phase error n 5.5mA
More informationSingle-Supply, Rail-to-Rail, Low Power, FET Input Op Amp AD820
Single-Supply, Rail-to-Rail, Low Power, FET Input Op Amp AD820 FEATURES True single-supply operation Output swings rail-to-rail Input voltage range extends below ground Single-supply capability from 5
More informationDEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, CMOS, THREE-PORT CABLE TRANSCEIVER/ARBITER, MONOLITHIC SILICON
REVISIONS LTR DESCRIPTION DTE PPROVED dd device type -02 as a substitute for device type -01. Obsolete device type -01. Correct vendor datasheet errors for limits of V DD, V OD, I OZ parameters. Update
More informationSTANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, JFET INPUT OPERATIONAL AMPLIFIER, MONOLITHIC SILICON
REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED Delete references to device class M requirements. Update document paragraphs to current MIL-PRF-38535 requirements. - ro 17-10-04 C. SFFLE REV REV REV STTUS
More information200 ma Output Current High-Speed Amplifier AD8010
a FEATURES 2 ma of Output Current 9 Load SFDR 54 dbc @ MHz Differential Gain Error.4%, f = 4.43 MHz Differential Phase Error.6, f = 4.43 MHz Maintains Video Specifications Driving Eight Parallel 75 Loads.2%
More informationREVISIONS LTR DESCRIPTION DATE APPROVED. Update boilerplate to current MIL-PRF requirements. - PHN Thomas M. Hess
REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate to current MIL-PRF-38535 requirements. - PHN 14-08-25 Thomas M. Hess CURRENT DESIGN CTIVITY CGE CODE HS CHNGED NMES TO: DL LND ND MRITIME 43218-3990
More informationDual operational amplifier
DESCRIPTION The 77 is a pair of high-performance monolithic operational amplifiers constructed on a single silicon chip. High common-mode voltage range and absence of latch-up make the 77 ideal for use
More informationFHP3350, FHP3450 Triple and Quad Voltage Feedback Amplifiers
FHP335, FHP345 Triple and Quad Voltage Feedback Amplifiers Features.dB gain flatness to 3MHz.7%/.3 differential gain/phase error 2MHz full power -3dB bandwidth at G = 2,V/μs slew rate ±55mA output current
More information15 MHz, Rail-to-Rail, Dual Operational Amplifier OP262-EP
5 MHz, Rail-to-Rail, Dual Operational Amplifier OP262-EP FEATURES Supports defense and aerospace applications (AQEC standard) Military temperature range ( 55 C to +25 C) Controlled manufacturing baseline
More informationImproved Second Source to the EL2020 ADEL2020
Improved Second Source to the EL ADEL FEATURES Ideal for Video Applications.% Differential Gain. Differential Phase. db Bandwidth to 5 MHz (G = +) High Speed 9 MHz Bandwidth ( db) 5 V/ s Slew Rate ns Settling
More information4 MHz, 7 nv/ Hz, Low Offset and Drift, High Precision Amplifier ADA EP
Enhanced Product FEATURES Low offset voltage and low offset voltage drift Maximum offset voltage: 9 µv at TA = 2 C Maximum offset voltage drift:.2 µv/ C Moisture sensitivity level (MSL) rated Low input
More information150 μv Maximum Offset Voltage Op Amp OP07D
5 μv Maximum Offset Voltage Op Amp OP7D FEATURES Low offset voltage: 5 µv max Input offset drift:.5 µv/ C max Low noise:.25 μv p-p High gain CMRR and PSRR: 5 db min Low supply current:. ma Wide supply
More informationDual, Ultralow Distortion, Ultralow Noise Op Amp AD8599
Dual, Ultralow Distortion, Ultralow Noise Op Amp FEATURES Low noise: 1 nv/ Hz at 1 khz Low distortion: 5 db THD @ khz
More informationKM4110/KM mA, Low Cost, +2.7V & +5V, 75MHz Rail-to-Rail Amplifiers
+ + www.fairchildsemi.com KM411/KM41.5mA, Low Cost, +.7V & +5V, 75MHz Rail-to-Rail Amplifiers Features 55µA supply current 75MHz bandwidth Power down to I s = 33µA (KM41) Fully specified at +.7V and +5V
More informationDual Precision, Low Cost, High Speed BiFET Op Amp AD712-EP
Dual Precision, Low Cost, High Speed BiFET Op Amp FEATURES Supports defense and aerospace applications (AQEC standard) Military temperature range ( 55 C to +125 C) Controlled manufacturing baseline One
More informationREVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Add device type 02. -rrp C. SAFFLE
REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED dd device 02. -rrp 17-07-11 C. SFFLE REV REV 15 16 17 18 19 20 REV STTUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/ STNDRD MICROCIRCUIT DRWING THIS
More informationSON3130 FEATURES PRODUCT DESCRIPTION PIN CONFIGURATION (TOP VIEW) APPLICATIONS
PRODUCT DESCRIPTION The SON313 is designed for heart rate output with SON133(heart rate sensor) offering low cost. It has a wide input common mode voltage range and output voltage swing, and takes the
More informationSTANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, LOW NOISE INSTRUMENTATION AMPLIFIER, MONOLITHIC SILICON
REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED dd device type 02. - ro 17-04-11 C. SFFLE REV REV REV STTUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/ STNDRD MICROCIRCUIT DRWING THIS DRWING IS VILBLE
More informationADA485-/ADA485- TABLE OF CONTENTS Features... Applications... Pin Configurations... General Description... Revision History... Specifications... 3 Spe
NC NC NC NC 5 6 7 8 6 NC 4 PD 3 PD FEATURES Ultralow power-down current: 5 na/amplifier maximum Low quiescent current:.4 ma/amplifier High speed 75 MHz, 3 db bandwidth V/μs slew rate 85 ns settling time
More informationRail-to-Rail, High Output Current Amplifier AD8397
Rail-to-Rail, High Output Current Amplifier FEATURES Dual operational amplifier Voltage feedback Wide supply range from 3 V to 24 V Rail-to-rail output Output swing to within.5 V of supply rails High linear
More informationNE/SA5234 Matched quad high-performance low-voltage operational amplifier
INTEGRATED CIRCUITS Supersedes data of 2001 Aug 03 File under Integrated Circuits, IC11 Handbook 2002 Feb 22 DESCRIPTION The is a matched, low voltage, high performance quad operational amplifier. Among
More informationVery Low Distortion, Dual-Channel, High Precision Difference Amplifier AD8274 FUNCTIONAL BLOCK DIAGRAM +V S FEATURES APPLICATIONS GENERAL DESCRIPTION
Very Low Distortion, Dual-Channel, High Precision Difference Amplifier AD8273 FEATURES ±4 V HBM ESD Very low distortion.25% THD + N (2 khz).15% THD + N (1 khz) Drives 6 Ω loads Two gain settings Gain of
More informationREV. D Ultralow Distortion High Speed Amplifiers AD8007/AD8008 FEATURES CONNECTION DIAGRAMS Extremely Low Distortion Second Harmonic 88 5 MHz SO
Ultralow Distortion High Speed Amplifiers FEATURES CONNECTION DIAGRAMS Extremely Low Distortion Second Harmonic 88 dbc @ 5 MHz SOIC (R) SC7 (KS-5) 8 dbc @ MHz (AD87) AD87 AD87 NC V (Top View) 8 NC OUT
More informationVery Low Distortion, Precision Difference Amplifier AD8274
Very Low Distortion, Precision Difference Amplifier AD8274 FEATURES Very low distortion.2% THD + N (2 khz).% THD + N ( khz) Drives Ω loads Excellent gain accuracy.3% maximum gain error 2 ppm/ C maximum
More informationSingle and Triple, 1.1mA, 200MHz Amplifiers
Comlinear CLC1603, CLC3603 Single and Triple, 1.1mA, 200MHz Amplifiers Amplify the Human Experience features n 0.1dB gain flatness to 30MHz n 0.02%/0.1 differential gain/phase n 200MHz -3dB bandwidth at
More informationAD864/AD8642/AD8643 TABLE OF CONTENTS Specifications... 3 Electrical Characteristics... 3 Absolute Maximum Ratings... 5 ESD Caution... 5 Typical Perfo
FEATURES Low supply current: 25 µa max Very low input bias current: pa max Low offset voltage: 75 µv max Single-supply operation: 5 V to 26 V Dual-supply operation: ±2.5 V to ±3 V Rail-to-rail output Unity-gain
More informationCA3140, CA3140A. 4.5MHz, BiMOS Operational Amplifier with MOSFET Input/Bipolar Output. Description. Features. Applications. Ordering Information
November 99 SEMICONDUCTOR CA, CAA.MHz, BiMOS Operational Amplifier with MOSFET Input/Bipolar Output Features MOSFET Input Stage - Very High Input Impedance (Z IN ) -.TΩ (Typ) - Very Low Input Current (I
More informationUltralow Offset Voltage Dual Op Amp AD708
Ultralow Offset Voltage Dual Op Amp FEATURES Very high dc precision 30 μv maximum offset voltage 0.3 μv/ C maximum offset voltage drift 0.35 μv p-p maximum voltage noise (0. Hz to 0 Hz) 5 million V/V minimum
More informationSingle Supply, Low Power, Triple Video Amplifier AD8013
a FEATURES Three Video Amplifiers in One Package Drives Large Capacitive Load Excellent Video Specifications (R L = 5 ) Gain Flatness. db to MHz.% Differential Gain Error. Differential Phase Error Low
More informationUltraprecision, 36 V, 2.8 nv/ Hz Dual Rail-to-Rail Output Op Amp AD8676
FEATURES Very low voltage noise 2.8 nv/ Hz @ khz Rail-to-rail output swing Low input bias current: 2 na maximum Very low offset voltage: 2 μv typical Low input offset drift:.6 μv/ C maximum Very high gain:
More informationXR1009, XR mA, 35MHz Rail-to-Rail Amplifiers
0.2mA, 35MHz RailtoRail Amplifiers General Description The XR1009 (single) and XR2009 (dual) are ultralow power, low cost, voltage feedback amplifiers. These amplifiers use only 208μA of supply current
More informationLow Power, Rail-to-Rail Output, Precision JFET Amplifiers AD8641/AD8642/AD8643
Data Sheet Low Power, Rail-to-Rail Output, Precision JFET Amplifiers AD864/AD8642/AD8643 FEATURES Low supply current: 25 μa max Very low input bias current: pa max Low offset voltage: 75 μv max Single-supply
More informationLow Power, Precision, Auto-Zero Op Amps AD8538/AD8539 FEATURES Low offset voltage: 13 μv maximum Input offset drift: 0.03 μv/ C Single-supply operatio
Low Power, Precision, Auto-Zero Op Amps FEATURES Low offset voltage: 3 μv maximum Input offset drift:.3 μv/ C Single-supply operation: 2.7 V to 5.5 V High gain, CMRR, and PSRR Low input bias current: 25
More informationPrecision, High-Bandwidth Op Amp
EVALUATION KIT AVAILABLE MAX9622 General Description The MAX9622 op amp features rail-to-rail output and MHz GBW at just 1mA supply current. At power-up, this device autocalibrates its input offset voltage
More informationSingle Supply, Rail to Rail Low Power FET-Input Op Amp AD820
a FEATURES True Single Supply Operation Output Swings Rail-to-Rail Input Voltage Range Extends Below Ground Single Supply Capability from V to V Dual Supply Capability from. V to 8 V Excellent Load Drive
More informationSGM MHz, 48μA, Rail-to-Rail I/O CMOS Operational Amplifier
PRODUCT DESCRIPTION The is a low cost, single rail-to-rail input and output voltage feedback amplifier. It has a wide input common mode voltage range and output voltage swing, and takes the minimum operating
More information