Chapter 10 Differential Amplifiers
|
|
- Dennis Marsh
- 5 years ago
- Views:
Transcription
1 Chapter 10 Differential Amplifiers 10.1 General Considerations 10.2 Bipolar Differential Pair 10.3 MOS Differential Pair 10.4 Cascode Differential Amplifiers 10.5 Common-Mode Rejection 10.6 Differential Pair with Actie Load 1
2 Audio Amplifier Example An audio amplifier is constructed as aboe that takes a rectified AC oltage as its supply and amplifies an audio signal from a microphone. CH 10 Differential Amplifiers 2
3 Humming Noise in Audio Amplifier Example Howeer, V CC contains a ripple from rectification that leaks to the output and is perceied as a humming noise by the user. CH 10 Differential Amplifiers 3
4 Supply Ripple Rejection X Y X A r Y in A r in Since both node X and Y contain the same ripple, their difference will be free of ripple. CH 10 Differential Amplifiers 4
5 Ripple-Free Differential Output Since the signal is taken as a difference between two nodes, an amplifier that senses differential signals is needed. CH 10 Differential Amplifiers 5
6 Common Inputs to Differential Amplifier X Y X Ain Ain 0 Y r r Signals cannot be applied in phase to the inputs of a differential amplifier, since the outputs will also be in phase, producing zero differential output. CH 10 Differential Amplifiers 6
7 Differential Inputs to Differential Amplifier X Y X Y in A A in r 2A r in When the inputs are applied differentially, the outputs are 180 out of phase; enhancing each other when sensed differentially. CH 10 Differential Amplifiers 7
8 Differential Signals A pair of differential signals can be generated, among other ways, by a transformer. Differential signals hae the property that they share the same aerage alue (DC) to ground and AC alues are equal in magnitude but opposite in phase. CH 10 Differential Amplifiers 8
9 Single-ended s. Differential Signals CH 10 Differential Amplifiers 9
10 Example 10.3 Determine the common-mode leel at the output of the circuit shown in Fig. 10.3(b). In the absence of signals, VX VY VCC RC IC where RC RC1 RC 2 and I Q1 2 C denotes the bias current of and Q V V R I Thus, CM CC C C Interestingly, the ripple affects V CM but not the differential output. CH 10 Differential Amplifiers 10
11 Differential Pair With the addition of a tail current, the circuits aboe operate as an elegant, yet robust differential pair. CH 10 Differential Amplifiers 11
12 Common-Mode Response V I V BE1 C1 X V I V C 2 Y BE 2 V I 2 EE CC R C I 2 EE To aoid saturation, the collector oltages must not fall below the base oltages: I EE V R V 2 CC C CM CH 10 Differential Amplifiers 12
13 Example 10.4 A bipolar differential pair employs a load resistance of 1 kω and a tail current of 1 ma. How close to V CC can V CM be chosen? I VCC VCM RC 2 05V CM EE That is, V must remain below V by at least 0.5 V. CC CH 10 Differential Amplifiers 13
14 Common-Mode Rejection Due to the fixed tail current source, the input commonmode alue can ary without changing the output commonmode alue. CH 10 Differential Amplifiers 14
15 Differential Response I I I V V C1 C2 X Y I 0 V V EE CC CC R C I EE CH 10 Differential Amplifiers 15
16 Differential Response II I I V V C2 C1 Y X I 0 V V EE CC CC R C I EE CH 10 Differential Amplifiers 16
17 Differential Pair Characteristics None-zero differential input produces ariations in output currents and oltages, whereas common-mode input produces no ariations. CH 10 Differential Amplifiers 17
18 Example 10.5 A bipolar differential pair employs a tail current of 0.5 ma and a collector resistance of 1 kω. What is the maximum allowable base oltage if the differential input is large enough to completely steer the tail current? Assume V CC =2.5V. Because I EE is completely steered, V - R I 2 V at one collector. CC C EE To aoid saturation, V 2 V. B CH 10 Differential Amplifiers 18
19 Small-Signal Analysis I I C1 C 2 I 2 I 2 EE EE I I Since the input to Q 1 and Q 2 rises and falls by the same amount, and their emitters are tied together, the rise in I C1 has the same magnitude as the fall in I C2. CH 10 Differential Amplifiers 19
20 Virtual Ground IC1 gm( V VP ) IC 2 gm( V VP ) I C 2 IC1 0 g ( V V ) g ( V V ) m P m P V I I P C1 C 2 0 g m g V m V For small changes at inputs, the g m s are the same, and the respectie increase and decrease of I C1 and I C2 are the same, node P must stay constant to accommodate these changes. Therefore, node P can be iewed as AC ground. CH 10 Differential Amplifiers 20
21 Small-Signal Differential Gain VX gmvrc VY gmvrc V V 2g VR X Y m C A 2g mvr 2V C g m R C Since the output changes by -2g m VR C and input by 2V, the small signal gain is g m R C, similar to that of the CE stage. Howeer, to obtain same gain as the CE stage, power dissipation is doubled. CH 10 Differential Amplifiers 21
22 Example 10.6 Design a bipolar differential pair for a gain of 10 and a power budget of 1mW with a supply oltage of 2V. V CC 2 V 1 mw I EE 0.5 ma 2 V IC I EE / ma 1 gm V V 26 mv 104 T A RC 1040 g m T CH 10 Differential Amplifiers 22
23 Example 10.7 Compare the power dissipation of a bipolar differential pair with that of a CE stage if both circuits are designed for equal oltage gains, collector resistances, and supply oltages. Differential pair CE stage AV diff gm 12RC AV CE gmrc g R g R m12 C m C I 2V I EE EE T I V 2I PD, diff VC I EE 2V CIC P, C T C V I D CE C C CH 10 Differential Amplifiers 23
24 Large Signal Analysis V V V V in1 in2 BE1 BE 2 C1 C2 EE C1 C2 T S1 IS 2 in1 in2 C2 C2 EE VT CH 10 Differential Amplifiers 24 and C2 C1 V T ln in1 in2 in1 in2 in1 in2 ln V V I exp I I I I I I I I I I V 1 exp EE V IEE exp V 1 exp V V V T V VT V V T I
25 Example 10.8 Determine the differential input oltage that steers 98% of the tail current to one transistor. I 1 002I EE V V I exp in EE V C 1 in 2 Vin 1 Vin2 391VT T We often say a differential input of 4V T is sufficient to turn one side of the bipolar pair nearly off. CH 10 Differential Amplifiers 25
26 Input/Output Characteristics V V R I out1 CC C C1 out 2 CC C C 2 V exp V 1 exp I V 1 exp in1 in2 in1 in2 in1 in2 CH 10 Differential Amplifiers 26 V CC CC R C V V R I V R V V R I C out1 out 2 C EE R I C I EE EE V 1 exp V 1 exp EE V VT V V T V V T V VT V V in1 in2 in1 in2 T V V tanh 2V in1 in2 T
27 Example 10.9 Sketch the output waeforms of the bipolar differential pair in Fig (a) in response to the sinusoidal inputs shown in Figs (b) and (c). Assume Q 1 and Q 2 remain in the forward actie region. Figure10.14 (a) CH 10 Differential Amplifiers 27
28 Example 10.9 (cont d) The left column operates in linear region (small-signal), whereas the right column operates in nonlinear region (large-signal). CH 10 Differential Amplifiers 28
29 Small-Signal Model r in1 1 P in2 2 g g m1 1 m2 2 1 r 2 r 1 r 2 gm 1 gm2 With and in Since in1 in2,. P in1 1 CH 10 Differential Amplifiers 29
30 Half Circuits out1 in1 out 2 in2 g m R C Since V P is grounded, we can treat the differential pair as two CE half circuits, with its gain equal to one half circuit s single-ended gain. CH 10 Differential Amplifiers 30
31 Example Compute the differential gain of the circuit shown in Fig (a), where ideal current sources are used as loads to maximize the gain. Figure10.16 (a) out1 in1 out 2 in 2 g m r O CH 10 Differential Amplifiers 31
32 Example Figure 10.17(a) illustrates an implementation of the topology shown in Fig (a). Calculate the differential oltage gain. Figure10.17 (a) out1 out 2 in1 in 2 CH 10 Differential Amplifiers 32 g r r m ON OP
33 Extension of Virtual Ground V X 0 It can be shown that if R 1 = R 2, and points A and B go up and down by the same amount respectiely, V X does not moe. This property holds for any other node that appears on the axis of symmetry. CH 10 Differential Amplifiers 33
34 Half Circuit Example I A g CH 10 Differential Amplifiers 34 m1 ro 1 ro 3 R 1
35 Half Circuit Example II A g CH 10 Differential Amplifiers 35 m1 ro 1 ro 3 R 1
36 Half Circuit Example III A CH 10 Differential Amplifiers 36 R E R C 1 g m
37 Half Circuit Example IV A E 2 CH 10 Differential Amplifiers 37 R R C 1 g m
38 I/O Impedances i X X 1 2 X 1 r 2 r X i 1 2 2r i 1 X X Rin 2r i X 1 i X i X In a similar manner, R out 2R C CH 10 Differential Amplifiers X 38
39 MOS Differential Pair s Common-Mode Response I I D1 D2 I 2 SS V V V R X Y DD D I 2 SS Similar to its bipolar counterpart, MOS differential pair produces zero differential output as V CM changes. CH 10 Differential Amplifiers 39
40 Equilibrium Oerdrie Voltage I D ISS 2 1 W C V V 2 L n ox GS TH V V GS TH equil n I C 2 SS ox W L The equilibrium oerdrie oltage is defined as the oerdrie oltage seen by M 1 and M 2 when both of them carry a current of I SS /2. CH 10 Differential Amplifiers 40
41 Minimum Common-mode Output Voltage V DD R D I 2 SS V CM V TH In order to maintain M 1 and M 2 in saturation, the commonmode output oltage cannot fall below the alue aboe. This alue usually limits oltage gain. CH 10 Differential Amplifiers 41
42 Example A MOS differential pair is drien with an input CM leel of 1.6V. If I SS =0.5mA, V TH =0.5 V, and V DD =1.8 V, what is the maximum allowable load resistance? ISS V R V V 2 V V V RD 2 I DD D CM TH 2.8 k DD CM TH SS CH 10 Differential Amplifiers 42
43 Differential Response CH 10 Differential Amplifiers 43
44 Small-Signal Response V P 0 I g V, D1 D2 m I g V m V V 2g R V A X Y m D g R m D Similar to its bipolar counterpart, the MOS differential pair exhibits the same irtual ground node and small signal gain. CH 10 Differential Amplifiers 44
45 Power and Gain Tradeoff In order to obtain the same gain as a CS stage, a MOS differential pair must dissipate twice the amount of current. This power and gain tradeoff is also echoed in its bipolar counterpart. CH 10 Differential Amplifiers 45
46 Example Design an NMOS differential pair for a oltage gain of 5 and a power budget of 2 mw subject to the condition that the stage following the differential pair requires an output CM leel of at least 1.6V. Assume μ n C ox =100 μa/v 2, λ=0, and V DD = 1.8 V. 2 mw ISS 1 11 ma 1.8 V ISS VCM, out VDD RD 1.6 V 2 R 360 D Textbook Error! For R 360, A 5 W I 2 C R 360 L CH 10 Differential Amplifiers 46 g D m n ox D W L SS
47 Example What is the maximum allowable input CM leel in the preious example if V TH =0.4 V? To guarantee that M and M operate in saturation, I V V R V 2 V V. 1 2 SS CM, in DD D TH Thus, V CM, in CM, out 2 V TH CH 10 Differential Amplifiers 47
48 Example The common-source stage and the differential pair shown in Fig incorporate equal load resistors. If the two circuits are designed for the same oltage gain and the same supply oltage, discuss the choice of (a) transistor dimensions for a gien power budget, (b) power dissipation for gien transistor dimensions. Figure (a) for same power budget, I I 2I 2I D1 SS D2 D3 W 1 W 1 W L 2 L 2 L W gm 2nCox ID L (b) for same transistor dimensions, diff CS CH 10 Differential Amplifiers 48 I P SS 2I D1 2P 3
49 MOS Differential Pair s Large-Signal Response Goal is to obtain I D1 - I D2 V V V V. in1 GS1 in2 GS 2 I I I D1 D2 SS I C W L V V 2 D (1 2) n ox ( )( GS TH ). 2I D VGS VTH W ncox L V V V V in1 in2 GS1 GS 2 2 ( I D1 I D2 ) W ncox L CH 10 Differential Amplifiers 49
50 MOS Differential Pair s Large-Signal Response (cont d) 2 2 ( Vin 1 Vin2) ( I D1 I D2 2 I D1ID2 ) W ncox L 2 ( ISS 2 I D1I D2 ) W ncox L W 4 ID1I D2 2 ISS ncox ( Vin 1 Vin 2) L W 16I I 2 I C ( V V ) D1 D2 SS n ox in1 in2 L W 16 I ( I I ) 2 I C ( V V ) D1 SS D1 SS n ox L in1 in2 2 2 CH 10 Differential Amplifiers 50
51 MOS Differential Pair s Large-Signal Response (cont d) 2 2 W 2 D1 SS D1 SS n ox in1 in2 L 16I 16I I 2 I C ( V V ) 0 2 ISS W D SS n ox ( in1 in2 ) 2 SS 2 4 L I I C V V I I V V W 4 W ( ) 4 L SS 2 in1 in2 ncox ISS ncox L Vin 1 Vin2 2 I V I V C W 4 I C W ( V V ) D2 ox 4 L SS 2 in2 in1 n SS n ox L in2 in1 ( the symmetry of the circuit) 2 I D1 I D2 1 nc 2 ox W L 4I SS V V V V 2 in1 in 2 in1 in2 C n ox W L CH 10 Differential Amplifiers 51
52 Maximum Differential Input Voltage Edge of Conduction ~0 I SS + + V TH - - V GS2 V V GS1 GS 2 V V TH TH 2I SS C n ox W L 2I V V 2 V V W nc ox L SS in1 in 2 max GS TH equil There exists a finite differential input oltage that completely steers the tail current from one transistor to the other. This alue is known as the maximum differential input oltage. CH 10 Differential Amplifiers 52
53 Contrast Between MOS and Bipolar Differential Pairs MOS Bipolar In a MOS differential pair, there exists a finite differential input oltage to completely switch the current from one transistor to the other, whereas, in a bipolar pair that oltage is infinite. CH 10 Differential Amplifiers 53
54 The effects of Doubling the Tail Current Since I SS is doubled and W/L is unchanged, the equilibrium oerdrie oltage for each transistor must increase by 2 to accommodate this change, thus V in,max increases by 2 as well. Moreoer, since I SS is doubled, the differential output swing will double. CH 10 Differential Amplifiers 54
55 The effects of Doubling W/L Since W/L is doubled and the tail current remains unchanged, the equilibrium oerdrie oltage will be lowered by 2 to accommodate this change, thus V in,max will be lowered by as well. Moreoer, the differential output swing will remain unchanged since neither I SS nor R D has changed CH 10 Differential Amplifiers 55
56 Example Design an NMOS differential pair for a power budget of 3 mw and V in,max =500 mv. Assume μ n C ox =100 μa/v 2 and V DD =1.8 V. I SS From 3 mw 1.67 ma 1.8 V in1 in2 max W 2I L C V R D V V SS 2 n ox in,max I C is determined by the required oltage gain. n SS ox W L CH 10 Differential Amplifiers 56
57 Small-Signal Analysis of MOS Differential Pair 1 W 4I I I C V V V V 2 L W ncox L SS D1 D2 n ox in1 in2 in1 in2 1 W C V V 2 L n ox in1 in2 W C I V V L n ox SS in1 in2 When the input differential signal is small compared to [4I SS / n C ox (W/L)] 1/2, the output differential current is linearly proportional to it, and small-signal model can be applied. CH 10 Differential Amplifiers 57 4I C n SS ox W L 2
58 Virtual Ground and Half Circuit V A P 0 g R m D Applying the same analysis as the bipolar case, we will arrie at the same conclusion that node P will not moe for small input signals and the concept of half circuit can be used to calculate the gain. CH 10 Differential Amplifiers 58
59 MOS Differential Pair Half Circuit Example I A 0 g m 1 1 ro 3 r g m3 CH 10 Differential Amplifiers 59 O1
60 MOS Differential Pair Half Circuit Example II 0 A CH 10 Differential Amplifiers 60 g g m1 m3
61 MOS Differential Pair Half Circuit Example III A 0 R CH 10 Differential Amplifiers 61 SS R 2 DD 2 1 g m
62 Bipolar Cascode Differential Pair A g g r r r r r m1 m3 O1 3 O 3 O1 3 CH 10 Differential Amplifiers 62
63 Output Impedance of CE Stage with Degeneration i g r X X m O ix gmix RE r ro ix RE r R 1 g ( R r ) r R r out m E O E r ( g r 1)( R r ) O m O E r 1 g ( R r ) O m E CH 10 Differential Amplifiers 63
64 Output Impedance of CS Stage with Degeneration i g i g i R i g i R X m 1 X m X S X m X S r i g i R i R O X m X S X S X R r 1 g R R out O m S S 1 g r R r g r R m O S O r m O S O CH 10 Differential Amplifiers 64
65 CH 10 Differential Amplifiers 65 Bipolar Telescopic Cascode ) ( r r r g r r r g g A O O m O O m m
66 Example: Bipolar Telescopic Parasitic Resistance R R R r 1 g r r r r op O5 m5 O 7 5 O 7 5 A g m1 g m3ro 3( ro 1 r 3) R op CH 10 Differential Amplifiers 66
67 MOS Cascode Differential Pair A g m1 O3 m3 O1 CH 10 Differential Amplifiers 67 r g r
68 MOS Telescopic Cascode A g g r r CH 10 Differential Amplifiers 68 ( g r r m5 O5 7 m1 m3 O3 O1 O )
69 Example: MOS Telescopic Parasitic Resistance CH 10 Differential Amplifiers 69 R 1 g r R r r R A g ( R r g r ) op m5 O 5 1 O 7 O 5 1 m1 op O 3 m3 O1
70 Effect of Finite Tail Impedance V V out, CM in, CM R EE RC / 2 1/ 2g m If the tail current source is not ideal, then when a input CM oltage is applied, the currents in Q 1 and Q 2 and hence output CM oltage will change. CH 10 Differential Amplifiers 70
71 Input CM Noise with Ideal Tail Current CH 10 Differential Amplifiers 71
72 Input CM Noise with Non-ideal Tail Current CH 10 Differential Amplifiers 72
73 Comparison As it can be seen, the differential output oltages for both cases are the same. So for small input CM noise, the differential pair is not affected. CH 10 Differential Amplifiers 73
74 1 W 2 I D1 ncox VGS1 VTH 2 L 1 W 2 I D2 ncox VGS 2 VTH 2 L I I & I I, V V CM to DM Conersion, A CM-DM D1 D2 D1 D2 GS1 GS 2 Textbook Error! V V 2I R CM GS D SS 1 I I D 2 RSS, VGS gm g VCM I D 1 2RSS g V V V out out1 out 2 VCM 1/ g 2R V R R V 1/ g 2R 2R If finite tail impedance and asymmetry are both present, then the differential output signal will contain a portion of input common-mode signal. CH 10 Differential Amplifiers 74 m I R I R R I D D D D D D R m D SS out D D CM m SS SS R D D m
75 Example: A CM-DM A CM DM 1 g m1 2 [1 g m3 R ( R 1 C r )] r R 3 O3 1 r 3 CH 10 Differential Amplifiers 75
76 CMRR CMRR A A DM CM DM CMRR defines the ratio of wanted amplified differential input signal to unwanted conerted input common-mode noise that appears at the output. CH 10 Differential Amplifiers 76
77 Example Calculate the CMRR of the circuit in Fig Figure10.46 A DM m1 C CMRR A CM DM A CM DM g R g R 1 m1 C 2 [1 gm3( R1 r 3)] ro 3 R1 r 3 RC gm 1 CH 10 Differential Amplifiers 77
78 Differential to Single-ended Conersion Many circuits require a differential to single-ended conersion, howeer, the aboe topology is not ery good. CH 10 Differential Amplifiers 78
79 Supply Noise Corruption The most critical drawback of this topology is supply noise corruption, since no common-mode cancellation mechanism exists. Also, we lose half of the signal. CH 10 Differential Amplifiers 79
80 Better Alternatie This circuit topology performs differential to single-ended conersion with no loss of gain. CH 10 Differential Amplifiers 80
81 Actie Load With current mirror used as the load, the signal current produced by the Q 1 can be replicated onto Q 4. This type of load is different from the conentional static load and is known as an actie load. CH 10 Differential Amplifiers 81
82 Differential Pair with Actie Load The input differential pair decreases the current drawn from R L by I and the actie load pushes an extra I into R L by current mirror action; these effects enhance each other. CH 10 Differential Amplifiers 82
83 Actie Load s. Static Load The load on the left responds to the input signal and enhances the single-ended output, whereas the load on the right does not. CH 10 Differential Amplifiers 83
84 MOS Differential Pair with Actie Load Similar to its bipolar counterpart, MOS differential pair can also use actie load to enhance its single-ended output. CH 10 Differential Amplifiers 84
85 Asymmetric Differential Pair Because of the astly different resistance magnitude at the drains of M 1 and M 2, the oltage swings at these two nodes are different and therefore node P cannot be iewed as a irtual ground when V in2 =-V in1. CH 10 Differential Amplifiers 85
86 Quantitatie Analysis - Approach 1 M 4 3 r OP 1 g mp i i & i g r 1 X Y A X mp OP CH 10 Differential Amplifiers 86 A gmpa A i r i X Y ON N r N ON r OP M M1 M 2 i g g i g r i out out 1 Y mp A mp X mp OP X rop rop i X out r 1 g g r 1 OP mp mp OP out
87 Quantitatie Analysis - Approach 1 cont d 1 2 i g r i g r A X mn ON Y mn ON out 2i r g r 0 A X ON mn ON in1 in2 out & i i Substituting for and i, out 1 2 in1 in2 X Y A X 1 g r 2r 1 mp OP ON 1 r 1 g g r r 1 g g r g r OP mp mp OP OP mp mp OP 1 out OP mp mp OP gmnr ON in1 in2 2 ON 2 OP mn ON OP r 1 g g r r r g r r 0 out out mn ON in1 in2 CH 10 Differential Amplifiers 87
88 Quantitatie Analysis - Approach 2 i X X i X 1 2 Textbook Error! + - Textbook Error! g r ( ) The mn on in1 in2 R The 2r on & i g r i g r 1 2 X m1 1 O1 X m2 2 O2 X CH 10 Differential Amplifiers 88
89 Quantitatie Analysis - Approach 2 cont d 1 r 1 ro 3 RThe g g O3 gm3 A out The m4 A m3 out out The 0 r 1 O4 ro 3 RThe g m3 1 ro 3 g 3 1 m out gm4 out The r O4 O3 RThe r r O3 R The gm3 g m ( r R and g g ) R r g out out The O3 The m3 m4 The O4 m3 1 1 g r out ron rop ron out gmn ron rop in1 in2 CH 10 Differential Amplifiers mn ON in1 in2
90 Example Proe that the oltage swing at node A is much less than that at the output. A I out I gm4 ro 4 A 1 out A gm4a ro 3 ro 4 gm3 out m4 A O4 gm3 out A ro 4gm3 A r 2r g out g O4 m3 A 1 CH 10 Differential Amplifiers 90
Differential Amplifiers. EE105 - Spring 2007 Microelectronic Devices and Circuits. Audio Amplifier Example. Small-Signal Model for Bipolar Transistor
EE105 - Spring 007 Microelectronic Devices and Circuits Lecture 8 Differential Amplifiers Differential Amplifiers General Considerations MOS Differential Pair Cascode Differential Amplifiers Common-Mode
More informationLecture 22. OUTLINE Differential Amplifiers. Reading: Chapter General considerations BJT differential pair
Lecture 22 OUTLNE Differential Amplifiers General considerations BJT differential pair Qualitatie analysis Large signal analysis Small signal analysis Frequency response Reading: Chapter 10.1 10.2 EE105
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More informationChapter 8 Differential and Multistage Amplifiers
1 Chapter 8 Differential and Multistage Amplifiers Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4.
More informationChapter 4: Differential Amplifiers
Chapter 4: Differential Amplifiers 4.1 Single-Ended and Differential Operation 4.2 Basic Differential Pair 4.3 Common-Mode Response 4.4 Differential Pair with MOS Loads 4.5 Gilbert Cell Single-Ended and
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationChapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier
Chapter 15 Goals ac-coupled multistage amplifiers including voltage gain, input and output resistances, and small-signal limitations. dc-coupled multistage amplifiers. Darlington configuration and cascode
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationCHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS
CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS Chapter Outline 8.1 The CMOS Differential Pair 8. Small-Signal Operations of the MOS Differential Pair 8.3 The BJT Differential Pair 8.4 Other Non-ideal
More informationD n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN
Name: EXAM #3 Closed book, closed notes. Calculators may be used for numeric computations only. All work is to be your own - show your work for maximum partial credit. Data: Use the following data in all
More informationEE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7
Issued: Friday, Oct. 16, 2015 PROBLEM SET #7 Due (at 8 a.m.): Monday, Oct. 26, 2015, in the EE 140/240A HW box near 125 Cory. 1. A design error has resulted in a mismatch in the circuit of Fig. PS7-1.
More informationQUESTION BANK for Analog Electronics 4EC111 *
OpenStax-CNX module: m54983 1 QUESTION BANK for Analog Electronics 4EC111 * Bijay_Kumar Sharma This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 4.0 Abstract
More informationOperational Amplifier as A Black Box
Chapter 8 Operational Amplifier as A Black Box 8. General Considerations 8.2 Op-Amp-Based Circuits 8.3 Nonlinear Functions 8.4 Op-Amp Nonidealities 8.5 Design Examples Chapter Outline CH8 Operational Amplifier
More informationChapter 11 Operational Amplifiers and Applications
Chapter Operational Amplifiers and Applications Chapter Goals Understand the magic of negatie feedback and the characteristics of ideal op amps. Understand the conditions for non-ideal op amp behaior so
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular
More informationLecture 7. Possible Bipolar Amplifier Topologies
Lecture 7 OUTLINE Bipolar mplifier Topologies (1) Common-Emitter mplifiers Reading: Chapter 5.3.1 EE105 Spring 2008 Lecture 7, Slide 1 Prof. Wu, UC Berkeley Possible Bipolar mplifier Topologies Three possible
More informationECE 546 Lecture 12 Integrated Circuits
ECE 546 Lecture 12 Integrated Circuits Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Integrated Circuits IC Requirements
More informationLecture 17. Differential Amplifiers II Current Mirror Load and Single-Ended Output
Lecture 17 Differential mplifiers II Current Mirror Load and Single-Ended Output In this lecture you will learn: Differential mplifiers Use of Current Mirrors in Differential mplifiers Small Signal and
More informationEE 435. Lecture 6: Current Mirrors Signal Swing
EE 435 ecture 6: Current Mirrors Signal Swing 1 Review from last lecture: Where we are at: Basic Op Amp Design Fundamental Amplifier Design Issues Single-Stage ow Gain Op Amps Single-Stage High Gain Op
More informationMOSFET Amplifier Configuration. MOSFET Amplifier Configuration
MOSFET Amplifier Configuration Single stage The signal is fed to the amplifier represented as sig with an internal resistance sig. MOSFET is represented by its small signal model. Generally interested
More informationChapter 5 Bipolar Amplifiers. EE105 - Spring 2007 Microelectronic Devices and Circuits. Bipolar Amplifiers. Voltage Amplifier
EE05 - Spring 2007 Microelectronic Deices and ircuits hapter 5 Bipolar mplifiers 5. General onsiderations 5.2 Operating Point nalysis and Design 5.3 Bipolar mplifier Topologies 5.4 Summary and dditional
More informationApplied Electronics II
Applied Electronics II Chapter 2: Differential Amplifier School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Abel G. April 4, 2016 Chapter
More informationBuilding Blocks of Integrated-Circuit Amplifiers
Building Blocks of ntegrated-circuit Amplifiers 1 The Basic Gain Cell CS and CE Amplifiers with Current Source Loads Current-source- or active-loaded CS amplifier Rin A o R A o g r r o g r 0 m o m o Current-source-
More informationWeek 7: Common-Collector Amplifier, MOS Field Effect Transistor
EE 2110A Electronic Circuits Week 7: Common-Collector Amplifier, MOS Field Effect Transistor ecture 07-1 Topics to coer Common-Collector Amplifier MOS Field Effect Transistor Physical Operation and I-V
More informationCourse Outline. 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)
Course Outline 1. Chapter 1: Signals and Amplifiers 1 2. Chapter 3: Semiconductors 3. Chapter 4: Diodes 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 Lecture 12 1 MOSFET vs. BJT current-voltage characteristic 1.5 10 3 i C ( v) i D ( v) 1 10 3 500 0 2 4 6 8 10 v The drain current
More informationSession 2 MOS Transistor for RF Circuits
Session 2 MOS Transistor for RF Circuits Session Speaker Chandramohan P. Session Contents MOS transistor basics MOS equivalent circuit Single stage amplifiers Opamp design Session objectives To understand
More informationThe Differential Amplifier. BJT Differential Pair
1 The Differential Amplifier Asst. Prof. MONTREE SRPRUCHYANUN, D. Eng. Dept. of Teacher Training in Electrical Engineering, Faculty of Technical Education King Mongkut s nstitute of Technology North Bangkok
More informationDifferential Amplifiers/Demo
Differential Amplifiers/Demo Motivation and Introduction The differential amplifier is among the most important circuit inventions, dating back to the vacuum tube era. Offering many useful properties,
More informationChapter 11. Differential Amplifier Circuits
Chapter 11 Differential Amplifier Circuits 11.0 ntroduction Differential amplifier or diff-amp is a multi-transistor amplifier. t is the fundamental building block of analog circuit. t is virtually formed
More informationLecture 26 Differential Amplifiers (I) DIFFERENTIAL AMPLIFIERS
Lecture 6 Differential Amplifiers (I) DIFFERENTIAL AMPLIFIERS Outline 1. Introduction. Incremental analysis of differential amplifier 3. Common-source differential amplifier Reading Assignment: Howe and
More informationExperiments #6. Differential Amplifier
Experiments #6 Differential Amplifier 1) Objectives: To understand the DC and AC operation of a differential amplifier. To measure DC voltages and currents in differential amplifier. To obtain measured
More informationChapter 7 Building Blocks of Integrated Circuit Amplifiers: Part D: Advanced Current Mirrors
1 Chapter 7 Building Blocks of Integrated Circuit Amplifiers: Part D: Advanced Current Mirrors Current Mirror Example 2 Two Stage Op Amp (MOSFET) Current Mirror Example Three Stage 741 Opamp (BJT) 3 4
More informationECE315 / ECE515 Lecture 8 Date:
ECE35 / ECE55 Lecture 8 Date: 05.09.06 CS Amplifier with Constant Current Source Current Steering Circuits CS Stage Followed by CG Stage Cascode as Current Source Cascode as Amplifier ECE35 / ECE55 CS
More informationSAMPLE FINAL EXAMINATION FALL TERM
ENGINEERING SCIENCES 154 ELECTRONIC DEVICES AND CIRCUITS SAMPLE FINAL EXAMINATION FALL TERM 2001-2002 NAME Some Possible Solutions a. Please answer all of the questions in the spaces provided. If you need
More informationCircuit produces an amplified negative version of v IN = R R R
Inerting Amplifier Circuit produces an amplified negatie ersion of i = i, = 2 0 = 2 OUT OUT = 2 Example: Calculate OUT / and I for = 0.5V Solution: A V OUT 2 = = = 0 kω = 0 kω i 05. V = = = kω 05. ma
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationF9 Differential and Multistage Amplifiers
Lars Ohlsson 018-10-0 F9 Differential and Multistage Amplifiers Outline MOS differential pair Common mode signal operation Differential mode signal operation Large signal operation Small signal operation
More informationCourse Number Section. Electronics I ELEC 311 BB Examination Date Time # of pages. Final August 12, 2005 Three hours 3 Instructor
Course Number Section Electronics ELEC 311 BB Examination Date Time # of pages Final August 12, 2005 Three hours 3 nstructor Dr. R. Raut M aterials allowed: No Yes X (Please specify) Calculators allowed:
More informationBJT Circuits (MCQs of Moderate Complexity)
BJT Circuits (MCQs of Moderate Complexity) 1. The current ib through base of a silicon npn transistor is 1+0.1 cos (1000πt) ma. At 300K, the rπ in the small signal model of the transistor is i b B C r
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationLECTURE 19 DIFFERENTIAL AMPLIFIER
Lecture 19 Differential Amplifier (6/4/14) Page 191 LECTURE 19 DIFFERENTIAL AMPLIFIER LECTURE ORGANIZATION Outline Characterization of a differential amplifier Differential amplifier with a current mirror
More informationChapter Goal. Zulfiqar Ali
Chapter Goal Understand behaior and characteristics of ideal differential and op amps. Demonstrate circuit analysis techniques for ideal op amps. Characterize inerting, non-inerting, summing and instrumentation
More informationIntegrated Circuit Amplifiers. Comparison of MOSFETs and BJTs
Integrated Circuit Amplifiers Comparison of MOSFETs and BJTs 17 Typical CMOS Device Parameters 0.8 µm 0.25 µm 0.13 µm Parameter NMOS PMOS NMOS PMOS NMOS PMOS t ox (nm) 15 15 6 6 2.7 2.7 C ox (ff/µm 2 )
More informationAnalog Integrated Circuits. Lecture 4: Differential Amplifiers
Analog Integrated Circuits Lecture 4: Differential Amplifiers ELC 601 Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.org maboudina@gmail.com Department of Electronics and Communications
More informationLecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III
Lecture 3 Biasing and Loading Single Stage FET Amplifiers The Building Blocks of Analog Circuits III In this lecture you will learn: Current biasing of circuits Current sources and sinks for CS, CG, and
More informationLecture 030 ECE4430 Review III (1/9/04) Page 030-1
Lecture 030 ECE4430 Review III (1/9/04) Page 0301 LECTURE 030 ECE 4430 REVIEW III (READING: GHLM Chaps. 3 and 4) Objective The objective of this presentation is: 1.) Identify the prerequisite material
More informationConcepts of Oscillators
Phase-Locked Loops Concepts of Oscillators Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Overview Readings B. Razavi, Design of Integrated Circuits for Optical Communications,
More informationImproving Amplifier Voltage Gain
15.1 Multistage ac-coupled Amplifiers 1077 TABLE 15.3 Three-Stage Amplifier Summary HAND ANALYSIS SPICE RESULTS Voltage gain 998 1010 Input signal range 92.7 V Input resistance 1 M 1M Output resistance
More informationEECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror
EECS3611 Analog ntegrated Circuit Design Lecture 3 Current Source and Current Mirror ntroduction Before any device can be used in any application, it has to be properly biased so that small signal AC parameters
More informationDifferential Amplifier Design
Differential Amplifier Design Design with ideal current source bias. Differential and common mode gain results Add finite output resistance to current source. Replace ideal current source with current
More information(a) BJT-OPERATING MODES & CONFIGURATIONS
(a) BJT-OPERATING MODES & CONFIGURATIONS 1. The leakage current I CBO flows in (a) The emitter, base and collector leads (b) The emitter and base leads. (c) The emitter and collector leads. (d) The base
More informationLecture 13 Date:
Lecture 13 Date: 9.09.016 Common Mode Rejection Ratio NonIdealities in Differential mplifier Common Mode Rejection Ratio (CMRR) Differential input amplifiers are devices/circuits that can input and amplify
More informationMultistage Amplifiers
Multistage Amplifiers Single-stage transistor amplifiers are inadequate for meeting most design requirements for any of the four amplifier types (voltage, current, transconductance, and transresistance.)
More informationAmplifiers with Negative Feedback
13 Amplifiers with Negatie Feedback 335 Amplifiers with Negatie Feedback 13.1 Feedback 13.2 Principles of Negatie Voltage Feedback In Amplifiers 13.3 Gain of Negatie Voltage Feedback Amplifier 13.4 Adantages
More informationELG 2135 ELECTRONICS I FOURTH CHAPTER : BIPOLAR JUNCTION TRANSISTORS
ELG 2135 ELECTRONICS I FOURTH CHAPTER : BIPOLAR JUNCTION TRANSISTORS Session WINTER 2003 Dr M. YAGOUB Fourth Chapter: Bipolar Junction Transistors IV - 2 _ Haing studied the junction diode, which is the
More informationChapter 12 Opertational Amplifier Circuits
1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.
More informationPg: 1 VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 Department of Electronics & Communication Engineering Regulation: 2013 Acadamic Year : 2015 2016 EC6304 Electronic Circuits I Question
More information55:041 Electronic Circuits
55:041 Electronic Circuits Reiew of Op-Amps Sections of Chapters 9 & 14 A. Kruger Op-Amp Reiew-1 Real-World Op-Amp In earlier courses, op-amp were often considered ideal Infinite input resistance Infinite
More informationCOMPARISON OF THE MOSFET AND THE BJT:
COMPARISON OF THE MOSFET AND THE BJT: In this section we present a comparison of the characteristics of the two major electronic devices: the MOSFET and the BJT. To facilitate this comparison, typical
More informationCMOS Cascode Transconductance Amplifier
CMOS Cascode Transconductance Amplifier Basic topology. 5 V I SUP v s V G2 M 2 iout C L v OUT Device Data V Tn = 1 V V Tp = 1 V µ n C ox = 50 µa/v 2 µ p C ox = 25 µa/v 2 λ n = 0.05 V 1 λ p = 0.02 V 1 @
More informationLecture 20 Transistor Amplifiers (II) Other Amplifier Stages. November 17, 2005
6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 20 1 Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages November 17, 2005 Contents: 1. Common source amplifier (cont.) 2. Common drain
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationECE:3410 Electronic Circuits
ECE:3410 Electronic Circuits Reiew of Op-Amps Sections of Chapters 9 & 14 A. Kruger Op-Amp Reiew-1 Real-World Op-Amp In earlier courses, op-amp were often considered ideal Infinite input resistance Infinite
More informationMicroelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC
Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC F. Xavier Moncunill Autumn 2018 5 Analog integrated circuits Exercise 5.1 This problem aims to follow the steps in the design of
More informationLecture 3 Switched-Capacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,
More informationLecture 21: Voltage/Current Buffer Freq Response
Lecture 21: Voltage/Current Buffer Freq Response Prof. Niknejad Lecture Outline Last Time: Frequency Response of Voltage Buffer Frequency Response of Current Buffer Current Mirrors Biasing Schemes Detailed
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationES330 Laboratory Experiment No. 9 Bipolar Differential Amplifier [Reference: Sedra/Smith (Chapter 9; Section 9.2; pp )]
ES330 Laboratory Experiment No. 9 Bipolar Differential Amplifier [Reference: Sedra/Smith (Chapter 9; Section 9.2; pp. 614-627)] Objectives: 1. Explore the operation of a bipolar junction transistor differential
More informationGATE SOLVED PAPER - IN
YEAR 202 ONE MARK Q. The i-v characteristics of the diode in the circuit given below are : v -. A v 0.7 V i 500 07 $ = * 0 A, v < 0.7 V The current in the circuit is (A) 0 ma (C) 6.67 ma (B) 9.3 ma (D)
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationECEN 5008: Analog IC Design. Final Exam
ECEN 5008 Initials: 1/10 ECEN 5008: Analog IC Design Final Exam Spring 2004 Instructions: 1. Exam Policy: Time-limited, 150-minute exam. When the time is called, all work must stop. Put your initials on
More information4.5 Biasing in MOS Amplifier Circuits
4.5 Biasing in MOS Amplifier Circuits Biasing: establishing an appropriate DC operating point for the MOSFET - A fundamental step in the design of a MOSFET amplifier circuit An appropriate DC operating
More informationLinear electronic. Lecture No. 1
1 Lecture No. 1 2 3 4 5 Lecture No. 2 6 7 8 9 10 11 Lecture No. 3 12 13 14 Lecture No. 4 Example: find Frequency response analysis for the circuit shown in figure below. Where R S =4kR B1 =8kR B2 =4k R
More informationLecture 16: Small Signal Amplifiers
Lecture 16: Small Signal Amplifiers Prof. Niknejad Lecture Outline Review: Small Signal Analysis Two Port Circuits Voltage Amplifiers Current Amplifiers Transconductance Amps Transresistance Amps Example:
More informationECE315 / ECE515 Lecture 7 Date:
Lecture 7 ate: 01.09.2016 CG Amplifier Examples Biasing in MOS Amplifier Circuits Common Gate (CG) Amplifier CG Amplifier- nput is applied at the Source and the output is sensed at the rain. The Gate terminal
More information55:041 Electronic Circuits
55:04 Electronic Circuits Lecture -5 eiew of Op-Amps Sections of Chapters 9 & 4 A. Kruger Op-Amp eiew- eal-world Op-Amp In earlier courses, op-amp were often considered ideal Infinite input resistance
More informationMicroelectronics Part 2: Basic analog CMOS circuits
GBM830 Dispositifs Médicaux Intelligents Microelectronics Part : Basic analog CMOS circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim!! http://www.cours.polymtl.ca/gbm830/! mohamad.sawan@polymtl.ca!
More informationINF3410 Fall Book Chapter 3: Basic Current Mirrors and Single-Stage Amplifiers
INF3410 Fall 2013 Amplifiers content Simple Current Mirror Common-Source Amplifier Interrupt: A word on output resistance Common-Drain Amplifier with active load / Source Follower Common-Gate Amplifier
More informationA LOW POWER, HIGH DYNAMIC RANGE, BROADBAND VARIABLE GAIN AMPLIFIER FOR AN ULTRA WIDEBAND RECEIVER. A Thesis LIN CHEN
A LOW POWER, HIGH DYNAMIC RANGE, BROADBAND VARIABLE GAIN AMPLIFIER FOR AN ULTRA WIDEBAND RECEIVER A Thesis by LIN CHEN Submitted to the Office of Graduate Studies of Texas A&M University in partial fulfillment
More informationEE105 Fall 2015 Microelectronic Devices and Circuits Multi-Stage Amplifiers. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits Multi-Stage Amplifiers Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) Differential & Common Mode Signals Why Differential? Differential
More informationBuilding Blocks of Integrated-Circuit Amplifiers
CHAPTER 7 Building Blocks of Integrated-Circuit Amplifiers Introduction 7. 493 IC Design Philosophy 7. The Basic Gain Cell 494 495 7.3 The Cascode Amplifier 506 7.4 IC Biasing Current Sources, Current
More informationUNIT - 1 OPERATIONAL AMPLIFIER FUNDAMENTALS
UNIT - 1 OPERATIONAL AMPLIFIER FUNDAMENTALS 1.1 Basic operational amplifier circuit- hte basic circuit of an operational amplifier is as shown in above fig. has a differential amplifier input stage and
More informationEE 435. Lecture 24. Offset Voltages Common Mode Feedback Circuits
EE 435 Lecture 24 Offset Voltages Common Mode Feedback Circuits Review from last lecture Offset Voltage Two types of offset voltage: Systematic Offset Voltage Random Offset Voltage V OUT V ICQ fter fabrication
More information4. Differential Amplifiers. Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory
4. Differential Amplifiers Electronic Circuits Prof. Dr. Qiuting Huang Integrated Systems Laboratory Differential Signaling Basics and Motivation Transmitting information with two complementary signals
More informationTWO AND ONE STAGES OTA
TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department
More informationVoltage Biasing Considerations (From the CS atom toward the differential pair atom) Claudio Talarico, Gonzaga University
Voltage Biasing Considerations (From the CS atom toward the differential pair atom) Claudio Talarico, Gonzaga University Voltage Biasing Considerations In addition to bias currents, building a complete
More informationBasic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,
Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:
More informationCurrent Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1
Current Mirrors Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Current Source and Sink Symbol
More informationCHAPTER 2 OPERATIONAL AMPLIFIERS
CHPTE PETNL MPLFES Chapter utline. The deal p mp. The nerting Configuration. The Noninerting Configuration. Difference mplifiers.5 ntegrators and Differentiators.6 DC mperfections.7 Effect of Finite pen
More informationFundamentals of Microelectronics. Bipolar Amplifier
Bipolar Amplifier Voltage Amplifier Performance Metrics - There are many metrics that are used to evaluate how good an amplifier is (1) (Voltage) Gain= Vout/ Vin. Can be found from small-signal 10 8 6
More informationObjectives The purpose of this lab is build and analyze Differential amplifier based on NPN transistors.
1 Lab 03: Differential Amplifier Total 30 points: 20 points for lab, 5 points for well-organized report, 5 points for immaculate circuit on breadboard NOTES: 1) Please use the basic current mirror from
More informationSKEL 4283 Analog CMOS IC Design Current Mirrors
SKEL 4283 Analog CMOS IC Design Current Mirrors Dr. Nasir Shaikh Husin Faculty of Electrical Engineering Universiti Teknologi Malaysia Current Mirrors 1 Objectives Introduce and characterize the current
More informationDocument Name: Electronic Circuits Lab. Facebook: Twitter:
Document Name: Electronic Circuits Lab www.vidyathiplus.in Facebook: www.facebook.com/vidyarthiplus Twitter: www.twitter.com/vidyarthiplus Copyright 2011-2015 Vidyarthiplus.in (VP Group) Page 1 CIRCUIT
More informationElectronic Circuits II - Revision
Electronic Circuits II - Revision -1 / 16 - T & F # 1 A bypass capacitor in a CE amplifier decreases the voltage gain. 2 If RC in a CE amplifier is increased, the voltage gain is reduced. 3 4 5 The load
More information1. The fundamental current mirror with MOS transistors
1. The fundamental current mirror with MOS transistors The test schematic (ogl-simpla-mos.asc): 1. Size the transistors in the mirror for a current gain equal to unity, a 30μA input current and V DSat
More informationElectronic Instrumentation Experiment 6 -- Digital Switching
1 Electronic Instrumentation Experiment 6 -- Digital Switching Part A: Transistor Switches Part B: Comparators and Schmitt Triggers Part C: Digital Switching Part D: Switching a elay Part A: Transistors
More information2. Introduction to MOS Amplifiers: Concepts and MOS Small-Signal-Model
2. Introduction to MOS mpliiers: Concepts and MOS Small-Signal-Model Sedra & Smith Sec. 5.4 & 5.6 S&S 5 th Ed: Sec. 4.4 & 4.6 ECE 102, Fall 2012, F. Najmabadi NMOS Transer Function 1 Transer Function:
More informationECE315 / ECE515 Lecture 5 Date:
Lecture 5 ate: 20.08.2015 MOSFET Small Signal Models, and Analysis Common Source Amplifier Introduction MOSFET Small Signal Model To determine the small-signal performance of a given MOSFET amplifier circuit,
More informationDesign and Analysis of High Gain Differential Amplifier Using Various Topologies
Design and Analysis of High Gain Amplifier Using Various Topologies SAMARLA.SHILPA 1, J SRILATHA 2 1Assistant Professor, Dept of Electronics and Communication Engineering, NNRG, Ghatkesar, Hyderabad, India.
More information