Receiver Architecture
|
|
- Madeleine Adams
- 5 years ago
- Views:
Transcription
1 Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver image problem Super-heterodyne receiver more image problem Image-reject receivers Harley receiver Weaver architecture Homodyne (direct conversion, zero-if) DC offset Digital IF Wide-IF double-conversion Sliding IF Prof. C. Patrick Yue Slide 1
2 Fundamental Trade-off in Receiver Using one or more IF stages to relax the filter requirements, but need to deal with images Using image reject mixers with I&Q LO signals to eliminate the need of band-pass filters (to enable higher level of integration) RF ICs typically employ a combination of simple mixing with some image filtering and image reject mixing Prof. C. Patrick Yue Slide 2
3 Channel Selection at RF? GSM example: channel bandwidth is 200 khz, RF carriers at MHz Filter Q = 10 * RF / BW = 10 * 950 M / 200k = 47,500! (Impossible to achieve such high Q at RF, or too expensive!) Instead, we do band select, for GSM, the band is 25 MHz, so the filter Q required is 10 * RF / BW = 10 * 950 M / 25 M = 380, much more reasonable. Prof. C. Patrick Yue Slide 3
4 BPF First or LNA First? Trade-off between suppressing inter-modulation products due to interferers vs. noise figure BPF first: better interferer rejection, but higher noise figure due to the insertion loss of the filter LNA first: better noise figure, receiver can be desensitized due to interferers Interferers are bigger problem, so BPF first is adapted in all receivers Prof. C. Patrick Yue Slide 4
5 Receiver Using High-Speed DSP Directly sample the carrier at RF to facilitate the use of high-speed DSP. For input power ranging from 100 dbm (3.2 mvpeak) to 10 dbm (100 mvpeak), the ADC will need the following performance: A 1-GHz, 15-bit ADC is impossible to implement with reasonable power in the near future Prof. C. Patrick Yue Slide 5
6 Sub-Sampling Receiver Prof. C. Patrick Yue Slide 6
7 Noise in Sub-Sampling Receiver The noise floor is raised by a factor of 2m, where m is the sub-sampling factor Phase noise is increased by m 2 at the output of the sub-sampler Prof. C. Patrick Yue Slide 7
8 Heterodyne Receiver The KEY question in receiver design is at what stage to perform channel select? Easier to achieve high-q BPF at lower frequency, which favors lower IF, but Image rejection becomes difficult Another questions is should the LO (w LO ) be above or below carrier (w RF )? At mixer output Mixer output At mixer output Prof. C. Patrick Yue Slide 8
9 High-Side LO vs. Low-Side LO Advantage of using high-side LO the ease in tuning the LO over the desired band of frequencies choice of High Side LO is motivated by the ease in tuning the LO over the desired band of frequencies. Tuning of the LO is often done using a varactor. For a given voltage change (and varactor capacitance change), the LO frequency can be changed over a wider range of frequencies for a high-side LO compared to a low-side LO. Due to the limited linearity of the varactor, choice of the high-side LO results in improved linearity of the LO frequency with change in bias voltage. Due to this reason, the high-side LO s are more popular. Advantage of using low-side LO lower noise and power dissipation since operating at lower frequencies Another important consideration in the choice of high-side LO versus low-side LO is in the image frequencies that will be picked up. The choice of high-side LO versus low-side LO might be made based on the relative quietness of the image band in each case. Prof. C. Patrick Yue Slide 9
10 Image Reject Filter in Heterodyne Receiver Trade-off between sensitivity (image rejection) and selectivity (channel selection) dictates the choice of IF High-IF image reject filter easier to implement and provides better sensitivity Low-IF channel select filter easier to implement and gives better selectivity Both image reject BPF and channel select select BPF are difficult to implement on chip, which makes heterodyne receiver less attractive for monolithic RF transceiver Prof. C. Patrick Yue Slide 10
11 Half-IF Problem 2w LO A spurious tone at 0.5*IF (half way between w RF and w LO ) undergoes even harmonic distortion and generates a spur at (w RF + w LO ) at the input of the mixer, which mixes with the 2 nd harmonic of the LO to produce noise at (w RF w LO ). To suppress the half-if phenomenon minimize second-order distortion in the RF path (using differential circuits) maintain 50% duty cycle in the LO to reduce 2w LO Prof. C. Patrick Yue Slide 11
12 Channel Selection by Adjusting LO Frequency Tunable high-q bandpass filters are difficult and expensive to implement, so rather than tuning the BPF center frequency, the LO is changed depending on the desired channel For example, FM radios use 10.7 MHz as the fixed IF, to tune to the station at MHz, the LO is adjusted to MHz. Prof. C. Patrick Yue Slide 12
13 Super-heterodyne Receiver To relax the trade-off between sensitivity (image reject) and selectivity (channel select), we can introduce a second IF to the heterodyne receiver architecture, which results in a super-heterodyne receiver A super-heterodyne receiver is a heterodyne receiver with dual IFs A super-heterodyne receiver relaxes the bandpass filter Q at each stage by having more filter stages 950M 100M 10M Q overall = = = 4.75e6 100M 10M 200k Prof. C. Patrick Yue Slide 13
14 Secondary Image Problem in Superheterodyne Receiver The input spurious tone at w IM2 (at input of 1st mixer) = w RF + 2w LO2 will cause a secondary image tone at w LO2 + w IF2 at the input of the 2nd mixer. Example: given that w RF = 950 MHz, w LO1 = 1050 MHz, and w LO2 = 110 MHz w IF1 = 100 MHz and w IF2 = 10 MHz w IM2 = w IF2 + w LO2 + w LO1 = = 1170 MHz (= w RF + 2w LO2 ) Prof. C. Patrick Yue Slide 14
15 Another Source of Secondary Image The input spurious tone at 2w LO1 2w LO2 w RF will also cause a secondary image tone at w LO2 + w IF2 at the input of the second mixer Notice that the difference between 2w LO1 2w LO2 w RF and w LO1 is the same as the spurious tone in the previous slide Prof. C. Patrick Yue Slide 15
16 Channel Selection in Super-heterodyne Receiver There are three approaches Variable LO1 with fixed LO2 Requires very high precision in frequency synthesizer (temperature variation can be a big problem) Fixed LO1 with fixed LO2 Requires very wide tuning range in in frequency synthesizer Variable LO1 with variable LO2 Requires both LOs to track each other Prof. C. Patrick Yue Slide 16
17 Channel Selection in Super-heterodyne Receiver Variable LO1 and fixed LO2 Using a variable LO1and fixed LO2 makes the task of channel selection extremely challenging Example: In GSM we need to zero down on to a frequency such as MHz with increments of 0.2 MHz Fractional change in LO1frequency is 0.2 MHz / 950 MHz ~ 0.02% Total change in LO1 is 25 Hz / 950MHz ~ 2.5% Prof. C. Patrick Yue Slide 17
18 Channel Selection in Super-heterodyne Receiver Fixed LO1 and variable LO2 Using a fixed LO1 makes it easier to design LO1. Fixed frequency oscillators have the advantage that a lower phase noise can be obtained due to the lower PLL bandwidth that can be used Using a variable LO2 makes the task of channel selection much easier. Fractional change required in LO2 is 0.2 MHz / 100 MHz ~ 0.2%. Total change required in LO2 is 25 MHz / 100 MHz ~ 25% Requires wide tuning range VCO in the frequency synthesizer, need to the use of varactor in conjunction with switching capacitor arrays Prof. C. Patrick Yue Slide 18
19 More Filters => More Images => More Filters High-Q filters are hard to build and expensive Use more filters each with lower Q But that requires more mixing in the receive chain which leads to image problems and needs more filters So, are there any other way to suppress image without using filters? Prof. C. Patrick Yue Slide 19
20 Image Reject Receiver If the desired input is cosine <= Use cosine as the in-phase, I carrier <= Use sine as the quadrature-phase, Q carrier (w RF < w LO < w IM because we are using high-side LO) Prof. C. Patrick Yue Slide 20
21 Principle of Image Reject Receiver I and Q path use LO s that are 90 out of phase, cosine vs. sine Prof. C. Patrick Yue Slide 21
22 Principle of Image Reject Receiver 90 degree shift is added to the Q path, such that the output due to the image signal is 180 out of phase with respect to the image in the I path Prof. C. Patrick Yue Slide 22
23 Image Reject Receiver Question: Remember quadrature modulation using I&Q as two separate channels? How would it work in a image reject receiver architecture? Prof. C. Patrick Yue Slide 23
24 Hartley s Image Reject Receiver Prof. C. Patrick Yue Slide 24
25 Quadrature Generators Frequency dividers (covered in previous lecture) Polyphase filter Prof. C. Patrick Yue Slide 25
26 Polyphase Filter (1) Prof. C. Patrick Yue Slide 26
27 Polyphase Filter (2) Prof. C. Patrick Yue Slide 27
28 Practical Consideration in Polyphase Filter Design (lowers the output amplitudes) Prof. C. Patrick Yue Slide 28
29 Practical Implementation of Multi-Stage Polyphase Filter Using a ring topology to allows easy cascading of multiple stages Prof. C. Patrick Yue Slide 29
30 Practical Implementation of Multi-Stage Polyphase Filter With Qi and QBi absent, the polyphase filter reduces to the simple RC-CR The current configuration allows easy cascading of multiple stages Prof. C. Patrick Yue Slide 30
31 Practical Implementation of Multi-Stage Polyphase Filter With Qi and QBi absent, the polyphase filter reduces to the simple RC-CR The current configuration allows easy cascading of multiple stages Prof. C. Patrick Yue Slide 31
32 Practical Implementation of Multi-Stage Polyphase Filter Multi-stage broaden the bandwidth over which the amplitude of I and Q paths matches. Prof. C. Patrick Yue Slide 32
33 Image Rejection Ratio in Hartley Receiver For perfect image rejection, this term is equal to zero Why 4A 2? 5% of amplitude imbalance (~0.5 db) and 1 of phase mismatch result in approximately 30 db of IRR Prof. C. Patrick Yue Slide 33
34 Image Rejection Ratio Amplitude imbalance and phase mismatch in the I and Q paths limits the IRR Gain mismatch can usually be limited to < 0.5~1.0 db and phase error is around 1 2 Mismatch in mixers and LPFs also degrade IRR Typical image rejection ratio achievable on-chip is about db using Hartley architecture Prof. C. Patrick Yue Slide 34
35 Polar Plot of IRR Prof. C. Patrick Yue Slide 35
36 Applying Polyphase Filters in Hartley Receiver Quadrature LO can be generated by passing the output of the frequency synthesizer through a polyphase filter A 90 phase shift between I & Q signals is achieved by shifting the I-signal with 45 and the Q-signal with +45 Prof. C. Patrick Yue Slide 36
37 Adding the I and Q Paths Prof. C. Patrick Yue Slide 37
38 Complete Implementations of Hartley Receiver Prof. C. Patrick Yue Slide 38
39 Practical Considerations Image Rejection Requirement An overall image suppression of db is needed in most receiver (what determines the required image rejection?) With an appropriate choice of IF frequency (high enough), an image suppression of db can be achieved by the RF band select filter or the image reject filter (if necessary) Hartley s architecture provides an additional db image rejection bringing the overall image rejection to db Other mismatches in the I&Q paths limits the practical IRR to 25 to 30 db Mismatches between I&Q mixers, LPFs I&Q LO mismatches in amplitude and phase Polyphase filter Multi-stage improves I & Q matching over a wider bandwidth, but increases noise (thermal noise in the resistors) and power consumption (amplitude reduction) Practical implementation rarely uses more than 2 stages of RCCR Prof. C. Patrick Yue Slide 39
40 Image Rejection Ratio in Hartley Receiver For perfect image rejection, this term is equal to zero Why 4A 2? 5% of amplitude imbalance (~0.5 db) and 1 of phase mismatch result in approximately 30 db of IRR Prof. C. Patrick Yue Slide 40
41 Image Rejection Ratio Amplitude imbalance and phase mismatch in the I and Q paths limits the IRR Gain mismatch can usually be limited to < 0.5~1.0 db and phase error is around 1 2 Mismatch in mixers and LPFs also degrade IRR Typical image rejection ratio achievable on-chip is about db using Hartley architecture Prof. C. Patrick Yue Slide 41
42 Polar Plot of IRR Prof. C. Patrick Yue Slide 42
43 Applying Polyphase Filters in Hartley Receiver Quadrature LO can be generated by passing the output of the frequency synthesizer through a polyphase filter A 90 phase shift between I & Q signals is achieved by shifting the I-signal with 45 and the Q-signal with +45 Prof. C. Patrick Yue Slide 43
44 Adding the I and Q Paths Prof. C. Patrick Yue Slide 44
45 Complete Implementations of Hartley Receiver Prof. C. Patrick Yue Slide 45
46 Practical Considerations Image Rejection Requirement An overall image suppression of db is needed in most receiver (what determines the required image rejection?) With an appropriate choice of IF frequency (high enough), an image suppression of db can be achieved by the RF band select filter or the image reject filter (if necessary) Hartley s architecture provides an additional db image rejection bringing the overall image rejection to db Other mismatches in the I&Q paths limits the practical IRR to 25 to 30 db Mismatches between I&Q mixers, LPFs I&Q LO mismatches in amplitude and phase Polyphase filter Multi-stage improves I & Q matching over a wider bandwidth, but increases noise (thermal noise in the resistors) and power consumption (amplitude reduction) Practical implementation rarely uses more than 2 stages of RCCR Prof. C. Patrick Yue Slide 46
47 Weaver Architecture We have seen that a 90 phase shift is introduced between I & Q signals by mixing the incoming signal using cosine and sine LOs We need to achieve another 90 phase shift, such that the down-converted desired signal will remain in phase while the one due to the image spur will be become 180 out of phase. In Weaver architecture, the second down-conversion mixing is also performed with I&Q LOs to achieve another 90 phase shift between the I&Q paths Prof. C. Patrick Yue Slide 47
48 Second Quadrature Mixing in Weaver Architecture Note that a negative sine is used as the LO for the Q path to provide the +90 phase shift because the incoming desired signal is a positive sine wave and the image tone is negative sine wave Prof. C. Patrick Yue Slide 48
49 Weaver Receiver What happens if the desired input signal is a sine wave? Weaver architecture is sensitive to relative phase of the RF input and the LOs To support quadrature modulation (incoming signals in cosine and sine), the second mixing requires quadrature mixing to preserve the desired signal Prof. C. Patrick Yue Slide 49
50 Secondary Image Problem in Weaver Receiver Recall that there are two secondary image tones which can cause interference at w IF2 the one above w LO1 will appear as a negative sine wave at the input of the second mixer, so it will under go a total of 180 phase shift after the second down-conversion the one below w LO1 will appear as a positive sine wave (just like the desired signal) at the input of the second mixer, and it will become in-phase with its I-path counterpart BPF is used to remove this tone before the second mixer Prof. C. Patrick Yue Slide 50
51 Homodyne Receiver LO frequency is the same as the incoming RF carrier frequency Also known as direction conversion or zero-if receiver No more image problem to worry about But it will work only if the desired signal has symmetrical sidebands (known as double sideband modulation) Prof. C. Patrick Yue Slide 51
52 Homodyne Receiver Done in baseband using DSP Use quadrature mixing to separate the upper sideband signal and the lower sideband signal Quadrature mixing also removes the problem due to phase mismatch between the carriers and LO Use DSP to reconstruct the desired signal in the baseband Note that is the input signal has a 2 MHz bandwidth, the I&Q paths each need to have a bandwidth of 1 MHz Prof. C. Patrick Yue Slide 52
53 Quadrature Down-Conversion for Homodyne Receiver Q I If phase modulation is used, quadrature mixing converts the information in to the relative phase between I and Q signals. In the above example, the carrier is modulated using QPSK, hence f(t) is p/4, 3p/4, 5p/4, or 7p/4 Prof. C. Patrick Yue Slide 53
54 Homodyne Receiver Pros and Cons Advantages Remove the need for image reject BPF between LNA and mixer Channel select can be performed using LPF in stead of BPF Disadvantages DC offset (A BIG PROBLEM!!) LO leakage Strong interferer Time-varying offset LO with non-50% duty cycle Even order distortion in LNA 1/f noise I&Q gain and phase mismatch More stringent dynamic range and reverse isolation Prof. C. Patrick Yue Slide 54
55 DC Offset DC offset can be as large as 10 mv due to various sources The desired signal can be much small, e.g. 0.5 mv In order for the ADC to be able to resolve the desired signal, the IF amplifier needs to provide sufficient gain so the desired signal reaches the full scale of the ADC, e.g. 500mV With a gain of 1000, the DC offset will clearly saturate the ADC Prof. C. Patrick Yue Slide 55
56 DC Offset Due to LO Leakage LO signal can leak through the LO port to the RF port due to parasitic couplings and cause self mixing Prof. C. Patrick Yue Slide 56
57 DC Offset Due to Strong Interferer A strong interferer can leak through the RF port to the LO port due to parasitic couplings and cause self mixing Prof. C. Patrick Yue Slide 57
58 DC Offset Due to Time-Varying Offsets LO signal can leak through the antenna, radiate into the air and reflect from the surrounding and reach the RF port of the mixer Good LNA reverse isolation can suppress this effect Prof. C. Patrick Yue Slide 58
59 DC Offset Due to Non-50% Duty Cycle LOs If the duty cycle of the LO is not 50%, the output of the mixer will have a DC offset Prof. C. Patrick Yue Slide 59
60 DC Offset Due to Even Order Distortion in LNA In homodyne receivers we also need to consider even order distortion characterized by IIP2 Consider two strong interferers closely spaced in frequency being received atthe antenna. Second order distortion results in a difference frequency to appear at the output of the LNA. The mixer exhibits a finite amount of direct feedthrough; hence the difference frequency signal would end up at the output of the mixer corrupting the desired signal. For homodyne applications, the LNA should be designed to have high IIP2 in addition to high IIP3. Use differential circuit to reduce even order distortion Prof. C. Patrick Yue Slide 60
61 Reducing DC Offset with AC Coupling Requires huge AC coupling capacitor (too big to fit on a chip) Very slow settling time, for example, a 200-Hz cut-off implies a settling time of 2 ms, which can too long for most system Only works with zero DC modulation which has no data below the cut-off frequency of the HPF Prof. C. Patrick Yue Slide 61
62 Reducing DC Offset with Offset Cancellation Some systems such as TDMA, inherently contain time intervals during which the receiver is idle, which could be used to perform offset cancellation The output DC voltage accumulated on the capacitor during the idle time could be measured and subtracted from the output voltage of the mixer resulting in cancellation of the DC offset If the offset cancellation is performed at a sufficient rate, the time-varying DC offset can also be handled kt/c noise due to the switch must be considered An alternative is to have two sets of mixers so that, at any given moment, one is used while the other is having its offset cancelled Prof. C. Patrick Yue Slide 62
63 1/f Noise in Homodyne Receiver 1/f noise from the mixer presents a severe problem in the design of homodyne receivers since the 1/f noise spectrum falls in the same band as the down-converted output signal Prof. C. Patrick Yue Slide 63
64 I&Q Mismatch in Homodyne Receiver Ideal I&Q constellation I&Q constellation gain and phase mismatch Phase mismatch is a more severe problem than gain mismatch Deviation from the quadrature phase difference means that some of the I signals will appear in the Q channel and vice versa, which reduce SNR in both channels Can be compensated with DSP in the baseband using known data as training (or calibration) sequence Gain mismatch can be compensated by the variable gain IF amplifiers in the I&Q paths Prof. C. Patrick Yue Slide 64
65 Channel Selection in Homodyne Receiver Case 1: relaxes LPF noise requirements, demands higher linearity from IF amp Case 2: LPF needs to low noise figure, IF amp linearity requirement is relaxed Case 3: high linearity required in both IF amp and ADC, LPF performed in digital domain Which one will you choose? Prof. C. Patrick Yue Slide 65
66 Requirements on Homodyne Receiver Linear LNA (low IIP2 and IIP3) Linear mixers (to suppress DC offset) LOs operating at quadrature with precisely 50% duty cycle DC offsets in the range of uv Low 1/f Noise High degree of isolation and stability Prof. C. Patrick Yue Slide 66
67 Digital IF Receiver Commonly used for multi-band, multi-mode cellular phone applications The second stage of mixing and filtering in a super heterodyne (dual IF) architecture is performed in the digital domain After the first mixer, the signal is digitized by the A/D The quantization and thermal noise of the A/D cannot exceed a few uv for a good receiver The linearity of the A/D must be sufficiently high to suppress the intermodulation outputs from corrupting the desired signal Choice of the first IF is dictated by the speed of the A/D Typically, first IF is around 75 MHz with the ADC running at 150 to 200 MS/s and 9 to 11 bit resolution Prof. C. Patrick Yue Slide 67
68 Full Implementation of a Digital IF Hartley Receiver But we still need image reject BPF filter before the first mixer, which means that we need to go off-chip, can we do better? Prof. C. Patrick Yue Slide 68
69 Wide-IF Double Conversion Receiver The wide IF double conversion architecture is Weaver architecture with the IF2 = 0 As in a Weaver architecture, there are two stages of down-conversion The secondary image that plagues Weaver architecture is suppressed by using IF2=0 As in a homodyne receiver, additional mixers (hence the name double conversion) are required to correctly detect the signal The first LO is fixed and the second LO is tuned to the desired LO Because the first LO is fixed, easier trade-offs may be obtained with regard to a LO phase noise As in the case of homodyne architecture, channel select BPF is eliminated LO leakage problem is greatly suppressed since LO1 is not equal to the carrier frequency of the desired signal The only filter therefore required is the front-end band select filter Very good for monolithic implementation Prof. C. Patrick Yue Slide 69
70 Wide-IF Double Conversion Receiver Prof. C. Patrick Yue Slide 70
71 Sliding-IF Receiver Architecture Both the first and second LO are generated by the same frequency synthesizer Prof. C. Patrick Yue Slide 71
72 Sliding-IF Receiver Architecture Vary LO1 and LO2 together to perform essentially the same function as direct conversion No external IF filtering Channel selection at baseband with LPF Very high IF of 1GHz 3GHz image is 2GHz away from 5GHz signal Inherent bandpass filtering of 3GHz: 23dBc RF mixer: 5-4 = 1GHz (IF) and 5+4 = 9GHz No image-reject mixers required Prof. C. Patrick Yue Slide 72
73 Frequency Synthesizer for Sliding-IF Architecture LO RF is the first LO LO IF is the second LO Divid-by-4 in the divider chain produces I&Q LO IF with excellent quadrature properties Prof. C. Patrick Yue Slide 73
74 Receiver Architecture Trade-offs Prof. C. Patrick Yue Slide 74
75 References 1. Prof. M. Perrott, MIT Science/6-776Spring-2005/CourseHome/index.htm 2. Prof. L. Larson, UC San Diego ECE 265A and 265B lecture notes Prof. C. Patrick Yue Slide 75
Transceiver Architectures (III)
Image-Reject Receivers Transceiver Architectures (III) Since the image and the signal lie on the two sides of the LO frequency, it is possible to architect the RX so that it can distinguish between the
More informationRadio Receiver Architectures and Analysis
Radio Receiver Architectures and Analysis Robert Wilson December 6, 01 Abstract This article discusses some common receiver architectures and analyzes some of the impairments that apply to each. 1 Contents
More informationRADIO RECEIVERS ECE 3103 WIRELESS COMMUNICATION SYSTEMS
RADIO RECEIVERS ECE 3103 WIRELESS COMMUNICATION SYSTEMS FUNCTIONS OF A RADIO RECEIVER The main functions of a radio receiver are: 1. To intercept the RF signal by using the receiver antenna 2. Select the
More informationSession 3. CMOS RF IC Design Principles
Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion
More informationReceiver Design. Prof. Tzong-Lin Wu EMC Laboratory Department of Electrical Engineering National Taiwan University 2011/2/21
Receiver Design Prof. Tzong-Lin Wu EMC Laboratory Department of Electrical Engineering National Taiwan University 2011/2/21 MW & RF Design / Prof. T. -L. Wu 1 The receiver mush be very sensitive to -110dBm
More informationCMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz
CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz By : Dhruvang Darji 46610334 Transistor integrated Circuit A Dual-Band Receiver implemented with a weaver architecture with two frequency stages operating
More informationRF Integrated Circuits
Introduction and Motivation RF Integrated Circuits The recent explosion in the radio frequency (RF) and wireless market has caught the semiconductor industry by surprise. The increasing demand for affordable
More informationRF/IF Terminology and Specs
RF/IF Terminology and Specs Contributors: Brad Brannon John Greichen Leo McHugh Eamon Nash Eberhard Brunner 1 Terminology LNA - Low-Noise Amplifier. A specialized amplifier to boost the very small received
More informationA 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*
FA 8.2: S. Wu, B. Razavi A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications* University of California, Los Angeles, CA This dual-band CMOS receiver for GSM and DCS1800 applications incorporates
More informationIntroduction to Receivers
Introduction to Receivers Purpose: translate RF signals to baseband Shift frequency Amplify Filter Demodulate Why is this a challenge? Interference Large dynamic range required Many receivers must be capable
More informationAn All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver
An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver Farbod Behbahani John Leete Alexandre Kral Shahrzad Tadjpour Karapet Khanoyan Paul J. Chang Hooman Darabi Maryam Rofougaran
More informationSC5307A/SC5308A 100 khz to 6 GHz RF Downconverter. Datasheet SignalCore, Inc.
SC5307A/SC5308A 100 khz to 6 GHz RF Downconverter Datasheet 2017 SignalCore, Inc. support@signalcore.com P RODUCT S PECIFICATIONS Definition of Terms The following terms are used throughout this datasheet
More informationKeywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System
Maxim > Design Support > Technical Documents > User Guides > APP 3910 Keywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System USER GUIDE 3910 User's
More informationRFIC Design ELEN 351 Lecture 2: RFIC Architectures
RFIC Design ELEN 351 Lecture 2: RFIC Architectures Instructor: Dr. Allen Sweet Copy right 2003 ELEN 351 1 RFIC Architectures Modulation Choices Receiver Architectures Transmitter Architectures VCOs, Phase
More informationWideband Receiver for Communications Receiver or Spectrum Analysis Usage: A Comparison of Superheterodyne to Quadrature Down Conversion
A Comparison of Superheterodyne to Quadrature Down Conversion Tony Manicone, Vanteon Corporation There are many different system architectures which can be used in the design of High Frequency wideband
More informationTSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY
TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation Ted Johansson, EKS, ISY RX Nonlinearity Issues: 2.2, 2.4 Demodulation: not in the book 2 RX nonlinearities System Nonlinearity
More informationMeasuring Non-linear Amplifiers
Measuring Non-linear Amplifiers Transceiver Components & Measuring Techniques MM3 Jan Hvolgaard Mikkelsen Radio Frequency Integrated Systems and Circuits Division Aalborg University 27 Agenda Non-linear
More informationOptimizing the Performance of Very Wideband Direct Conversion Receivers
Optimizing the Performance of Very Wideband Direct Conversion Receivers Design Note 1027 John Myers, Michiel Kouwenhoven, James Wong, Vladimir Dvorkin Introduction Zero-IF receivers are not new; they have
More informationTSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY
TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation Ted Johansson, EKS, ISY 2 RX Nonlinearity Issues, Demodulation RX nonlinearities (parts of 2.2) System Nonlinearity Sensitivity
More informationSC5407A/SC5408A 100 khz to 6 GHz RF Upconverter. Datasheet. Rev SignalCore, Inc.
SC5407A/SC5408A 100 khz to 6 GHz RF Upconverter Datasheet Rev 1.2 2017 SignalCore, Inc. support@signalcore.com P R O D U C T S P E C I F I C A T I O N S Definition of Terms The following terms are used
More informationEECS 242: Receiver Architectures
: Receiver Architectures Outline Complex baseband equivalent of a bandpass signal Double-conversion single-quadrature (Superheterodyne) Direct-conversion (Single-conversion single-quad, homodyne, zero-)
More informationTSEK38 Radio Frequency Transceiver Design: Project work B
TSEK38 Project Work: Task specification A 1(15) TSEK38 Radio Frequency Transceiver Design: Project work B Course home page: Course responsible: http://www.isy.liu.se/en/edu/kurs/tsek38/ Ted Johansson (ted.johansson@liu.se)
More informationEE470 Electronic Communication Theory Exam II
EE470 Electronic Communication Theory Exam II Open text, closed notes. For partial credit, you must show all formulas in symbolic form and you must work neatly!!! Date: November 6, 2013 Name: 1. [16%]
More informationADI 2006 RF Seminar. Chapter II RF/IF Components and Specifications for Receivers
ADI 2006 RF Seminar Chapter II RF/IF Components and Specifications for Receivers 1 RF/IF Components and Specifications for Receivers Fixed Gain and Variable Gain Amplifiers IQ Demodulators Analog-to-Digital
More informationCMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau
CMOS RFIC Design for Direct Conversion Receivers Zhaofeng ZHANG Supervisor: Dr. Jack Lau Outline of Presentation Background Introduction Thesis Contributions Design Issues and Solutions A Direct Conversion
More informationA Comparative Analysis between Homodyne and Heterodyne Receiver Architecture Md Sarwar Hossain * & Muhammad Sajjad Hussain **
A Comparative Analysis between Homodyne and Heterodyne Receiver Architecture Manarat International University Studies, 2 (1): 152-157, December 2011 ISSN 1815-6754 @ Manarat International University, 2011
More informationLow-Voltage IF Transceiver with Limiter/RSSI and Quadrature Modulator
19-1296; Rev 2; 1/1 EVALUATION KIT MANUAL FOLLOWS DATA SHEET Low-Voltage IF Transceiver with General Description The is a highly integrated IF transceiver for digital wireless applications. It operates
More informationEfficiently simulating a direct-conversion I-Q modulator
Efficiently simulating a direct-conversion I-Q modulator Andy Howard Applications Engineer Agilent Eesof EDA Overview An I-Q or vector modulator is a commonly used integrated circuit in communication systems.
More information5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN
5.4: A 5GHz CMOS Transceiver for IEEE 802.11a Wireless LAN David Su, Masoud Zargari, Patrick Yue, Shahriar Rabii, David Weber, Brian Kaczynski, Srenik Mehta, Kalwant Singh, Sunetra Mendis, and Bruce Wooley
More informationINTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS
INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS FUNCTIONS OF A TRANSMITTER The basic functions of a transmitter are: a) up-conversion: move signal to desired RF carrier frequency.
More informationELT Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018
TUT/ICE 1 ELT-44006 Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018 General idea of these Model Questions is to highlight the central knowledge expected to be known
More information433MHz front-end with the SA601 or SA620
433MHz front-end with the SA60 or SA620 AN9502 Author: Rob Bouwer ABSTRACT Although designed for GHz, the SA60 and SA620 can also be used in the 433MHz ISM band. The SA60 performs amplification of the
More informationHigh Speed Communication Circuits and Systems Lecture 10 Mixers
High Speed Communication Circuits and Systems Lecture Mixers Michael H. Perrott March 5, 24 Copyright 24 by Michael H. Perrott All rights reserved. Mixer Design or Wireless Systems From Antenna and Bandpass
More informationRF Receiver Hardware Design
RF Receiver Hardware Design Bill Sward bsward@rtlogic.com February 18, 2011 Topics Customer Requirements Communication link environment Performance Parameters/Metrics Frequency Conversion Architectures
More informationTSEK38: Radio Frequency Transceiver Design Lecture 3: Superheterodyne TRX design
TSEK38: Radio Frequency Transceiver Design Lecture 3: Superheterodyne TRX design Ted Johansson, ISY ted.johansson@liu.se 2 Outline of lecture 3 Introduction RF TRX architectures (3) Superheterodyne architecture
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK v01.05.00 HMC141/142 MIXER OPERATION
More informationRadio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles
Radio Research Directions Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles Outline Introduction Millimeter-Wave Transceivers - Applications
More informationQUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR
DESCRIPTION QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A LT5517 Demonstration circuit 678A is a 40MHz to 900MHz Direct Conversion Quadrature Demodulator featuring the LT5517. The LT 5517 is a direct
More informationReceiver Architectures
83080RA/1 Receiver Architectures Markku Renfors Tampere University of Technology Digital Media Institute/Telecommunications 83080RA/2 Topics 1. Main analog components for receivers - amplifiers - filters
More informationISSCC 2006 / SESSION 33 / MOBILE TV / 33.4
33.4 A Dual-Channel Direct-Conversion CMOS Receiver for Mobile Multimedia Broadcasting Vincenzo Peluso, Yang Xu, Peter Gazzerro, Yiwu Tang, Li Liu, Zhenbiao Li, Wei Xiong, Charles Persico Qualcomm, San
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More informationA 1.9GHz Single-Chip CMOS PHS Cellphone
A 1.9GHz Single-Chip CMOS PHS Cellphone IEEE JSSC, Vol. 41, No.12, December 2006 William Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, Keith Onodera, Steve Jen, Susan Luschas, Justin
More informationPTX-0350 RF UPCONVERTER, MHz
PTX-0350 RF UPCONVERTER, 300 5000 MHz OPERATING MODES I/Q upconverter RF = LO + IF upconverter RF = LO - IF upconverter Synthesizer 10 MHz REFERENCE INPUT/OUTPUT EXTERNAL LOCAL OSCILLATOR INPUT I/Q BASEBAND
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas
More informationTSEK38: Radio Frequency Transceiver Design Lecture 7: Receiver Synthesis (II)
TSEK38: Radio Frequency Transceiver Design Lecture 7: Receiver Synthesis (II) Ted Johansson, ISY ted.johansson@liu.se Systematic Receiver Synthesis (II) 4.3 Intermodulation characteristics Phase noise
More informationHF Receivers, Part 2
HF Receivers, Part 2 Superhet building blocks: AM, SSB/CW, FM receivers Adam Farson VA7OJ View an excellent tutorial on receivers NSARC HF Operators HF Receivers 2 1 The RF Amplifier (Preamp)! Typical
More information1 Introduction to Highly Integrated and Tunable RF Receiver Front Ends
1 Introduction to Highly Integrated and Tunable RF Receiver Front Ends 1.1 Introduction With the ever-increasing demand for instant access to data over wideband communication channels, the quest for a
More information6.976 High Speed Communication Circuits and Systems Lecture 20 Performance Measures of Wireless Communication
6.976 High Speed Communication Circuits and Systems Lecture 20 Performance Measures of Wireless Communication Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott
More informationData Sheet SC5317 & SC5318A. 6 GHz to 26.5 GHz RF Downconverter SignalCore, Inc. All Rights Reserved
Data Sheet SC5317 & SC5318A 6 GHz to 26.5 GHz RF Downconverter www.signalcore.com 2018 SignalCore, Inc. All Rights Reserved Definition of Terms 1 Table of Contents 1. Definition of Terms... 2 2. Description...
More informationELEN 701 RF & Microwave Systems Engineering. Lecture 2 September 27, 2006 Dr. Michael Thorburn Santa Clara University
ELEN 701 RF & Microwave Systems Engineering Lecture 2 September 27, 2006 Dr. Michael Thorburn Santa Clara University Lecture 2 Radio Architecture and Design Considerations, Part I Architecture Superheterodyne
More informationToday s communication
From October 2009 High Frequency Electronics Copyright 2009 Summit Technical Media, LLC Selecting High-Linearity Mixers for Wireless Base Stations By Stephanie Overhoff Maxim Integrated Products, Inc.
More informationLecture 15: Introduction to Mixers
EECS 142 Lecture 15: Introduction to Mixers Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture
More informationADI 2006 RF Seminar. Chapter VI A Detailed Look at Wireless Signal Chain Architectures
DI 2006 R Seminar Chapter VI Detailed Look at Wireless Chain rchitectures 1 Receiver rchitectures Receivers are designed to detect and demodulate the desired signal and remove unwanted blockers Receiver
More informationDirect-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA
Direct-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA Introduction This article covers an Agilent EEsof ADS example that shows the simulation of a directconversion,
More informationTHE BASICS OF RADIO SYSTEM DESIGN
THE BASICS OF RADIO SYSTEM DESIGN Mark Hunter * Abstract This paper is intended to give an overview of the design of radio transceivers to the engineer new to the field. It is shown how the requirements
More informationTransceiver Architectures
+ Transceiver Architectures Outline Heterodyne Receivers! Problem of Image! Mixing Spurs! Sliding-IF RX Direct-Conversion Receivers! LO Leakage and Offsets! Even-Order Nonlinearity! I/Q Mismatch Image-Reject
More informationSC5306B 1 MHz to 3.9 GHz RF Downconverter Core Module. Datasheet SignalCore, Inc.
SC5306B 1 MHz to 3.9 GHz RF Downconverter Core Module Datasheet 2015 SignalCore, Inc. support@signalcore.com SC5306B S PECIFICATIONS Definition of Terms The following terms are used throughout this datasheet
More informationHigh Dynamic Range Receiver Parameters
High Dynamic Range Receiver Parameters The concept of a high-dynamic-range receiver implies more than an ability to detect, with low distortion, desired signals differing, in amplitude by as much as 90
More informationSSB0260A Single Sideband Mixer GHz
Single Sideband Mixer.2 6. GHz FEATURES LO/RF Frequency: Input IP3: Sideband Suppression: LO Leakage: LO Power: DC Power:.2 6. GHz +32 dbm -45 dbc (Typical) -5 dbm (Typical) -1 to +1 dbm +5V @ 5 ma DESCRIPTION
More informationReconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface
SPECIFICATIONS PXIe-5645 Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface Contents Definitions...2 Conditions... 3 Frequency...4 Frequency Settling Time... 4 Internal Frequency Reference...
More informationGlossary of VCO terms
Glossary of VCO terms VOLTAGE CONTROLLED OSCILLATOR (VCO): This is an oscillator designed so the output frequency can be changed by applying a voltage to its control port or tuning port. FREQUENCY TUNING
More informationRadioelectronics RF CMOS Transceiver Design
Radioelectronics RF CMOS Transceiver Design http://www.ek.isy.liu.se/ courses/tsek26/ Jerzy Dąbrowski Division of Electronic Devices Department of Electrical Engineering (ISY) Linköping University e-mail:
More informationTechnical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS
Introduction As wireless system designs have moved from carrier frequencies at approximately 9 MHz to wider bandwidth applications like Personal Communication System (PCS) phones at 1.8 GHz and wireless
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5 20.5 A 2.4GHz CMOS Transceiver and Baseband Processor Chipset for 802.11b Wireless LAN Application George Chien, Weishi Feng, Yungping
More informationPART 20 IF_IN LO_V CC 10 TANK 11 TANK 13 LO_GND I_IN 5 Q_IN 6 Q_IN 7 Q_IN 18 V CC
19-0455; Rev 1; 9/98 EALUATION KIT AAILABLE 3, Ultra-Low-Power Quadrature General Description The combines a quadrature modulator and quadrature demodulator with a supporting oscillator and divide-by-8
More informationFA 8.1: A 115mW CMOS GPS Receiver
FA 8.1: A 115mW CMOS GPS Receiver D. Shaeffer, A. Shahani, S.S. Mohan, H. Samavati, H. Rategh M. Hershenson, M. Xu, C.P. Yue, D. Eddleman, and T.H. Lee Stanford University OVERVIEW GPS Overview Architecture
More informationCo-existence. DECT/CAT-iq vs. other wireless technologies from a HW perspective
Co-existence DECT/CAT-iq vs. other wireless technologies from a HW perspective Abstract: This White Paper addresses three different co-existence issues (blocking, sideband interference, and inter-modulation)
More informationA Wideband Precision Quadrature Phase Shifter
Brigham Young University BYU ScholarsArchive All Theses and Dissertations 2011-06-28 A Wideband Precision Quadrature Phase Shifter Steve T. Noall Brigham Young University - Provo Follow this and additional
More informationCMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC
CMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC Hussein Fakhoury and Hervé Petit C²S Research Group Presentation Outline Introduction Basic concepts
More informationELEN 701 RF & Microwave Systems Engineering. Lecture 4 October 11, 2006 Dr. Michael Thorburn Santa Clara University
ELEN 7 RF & Microwave Systems Engineering Lecture 4 October, 26 Dr. Michael Thorburn Santa Clara University Lecture 5 Receiver System Analysis and Design, Part II Key Parameters Intermodulation Characteristics
More informationTHE RECENT SURGE in applications of radio-frequency
428 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 44, NO. 6, JUNE 1997 Design Considerations for Direct-Conversion Receivers Behzad Razavi Abstract This paper
More informationLow Distortion Mixer AD831
a FEATURES Doubly-Balanced Mixer Low Distortion +2 dbm Third Order Intercept (IP3) + dbm 1 db Compression Point Low LO Drive Required: dbm Bandwidth MHz RF and LO Input Bandwidths 2 MHz Differential Current
More informationWindfreak Technologies SynthHD v1.4 Preliminary Data Sheet v0.2b
Windfreak Technologies SynthHD v1.4 Preliminary Data Sheet v0.2b $1299.00US 54 MHz 13.6 GHz Dual Channel RF Signal Generator Features Open source Labveiw GUI software control via USB Run hardware functions
More informationAnalog and RF circuit techniques in nanometer CMOS
Analog and RF circuit techniques in nanometer CMOS Bram Nauta University of Twente The Netherlands http://icd.ewi.utwente.nl b.nauta@utwente.nl UNIVERSITY OF TWENTE. Outline Introduction Balun-LNA-Mixer
More informationTHE rapid growth of portable wireless communication
1166 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 8, AUGUST 1997 A Class AB Monolithic Mixer for 900-MHz Applications Keng Leong Fong, Christopher Dennis Hull, and Robert G. Meyer, Fellow, IEEE Abstract
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK 17 Product Application Notes Introduction
More informationModule 8 Theory. dbs AM Detector Ring Modulator Receiver Chain. Functional Blocks Parameters. IRTS Region 4
Module 8 Theory dbs AM Detector Ring Modulator Receiver Chain Functional Blocks Parameters Decibel (db) The term db or decibel is a relative unit of measurement used frequently in electronic communications
More informationSuperheterodyne Receiver Tutorial
1 of 6 Superheterodyne Receiver Tutorial J P Silver E-mail: john@rfic.co.uk 1 ABSTRACT This paper discusses the basic design concepts of the Superheterodyne receiver in both single and double conversion
More informationRFID Systems: Radio Architecture
RFID Systems: Radio Architecture 1 A discussion of radio architecture and RFID. What are the critical pieces? Familiarity with how radio and especially RFID radios are designed will allow you to make correct
More informationHigh-Linearity CMOS. RF Front-End Circuits
High-Linearity CMOS RF Front-End Circuits Yongwang Ding Ramesh Harjani iigh-linearity CMOS tf Front-End Circuits - Springer Library of Congress Cataloging-in-Publication Data A C.I.P. Catalogue record
More informationMixer. General Considerations V RF VLO. Noise. nonlinear, R ON
007/Nov/7 Mixer General Considerations LO S M F F LO L Noise ( a) nonlinearity (b) Figure 6.5 (a) Simple switch used as mixer (b) implementation of switch with an NMOS device. espect to espect to It is
More informationTSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 5-6: Mixers
TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 5-6: Mixers Ted Johansson, EKS, ISY ted.johansson@liu.se Overview 2 Razavi: Chapter 6.1-6.3, pp. 343-398. Lee: Chapter 13. 6.1 Mixers general
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design
More informationChapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design
Chapter 6 Case Study: 2.4-GHz Direct Conversion Receiver The chapter presents a 0.25-µm CMOS receiver front-end designed for 2.4-GHz direct conversion RF transceiver and demonstrates the necessity and
More informationA Single-Chip 2.4-GHz Direct-Conversion CMOS Receiver for Wireless Local Loop using Multiphase Reduced Frequency Conversion Technique
800 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 5, MAY 2001 A Single-Chip 2.4-GHz Direct-Conversion CMOS Receiver for Wireless Local Loop using Multiphase Reduced Frequency Conversion Technique
More informationIntroduction to Amplitude Modulation
1 Introduction to Amplitude Modulation Introduction to project management. Problem definition. Design principles and practices. Implementation techniques including circuit design, software design, solid
More informationCUSTOM INTEGRATED ASSEMBLIES
17 CUSTOM INTEGRATED ASSEMBLIES CUSTOM INTEGRATED ASSEMBLIES Cougar offers full first-level integration capabilities, providing not just performance components but also full subsystem solutions to help
More informationDual-Frequency GNSS Front-End ASIC Design
Dual-Frequency GNSS Front-End ASIC Design Ed. 01 15/06/11 In the last years Acorde has been involved in the design of ASIC prototypes for several EU-funded projects in the fields of FM-UWB communications
More informationLow voltage LNA, mixer and VCO 1GHz
DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a
More information1GHz low voltage LNA, mixer and VCO
DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a
More informationCHAPTER 3 CMOS LOW NOISE AMPLIFIERS
46 CHAPTER 3 CMOS LOW NOISE AMPLIFIERS 3.1 INTRODUCTION The Low Noise Amplifier (LNA) plays an important role in the receiver design. LNA serves as the first block in the RF receiver. It is a critical
More informationSingle Conversion LF Upconverter Andy Talbot G4JNT Jan 2009
Single Conversion LF Upconverter Andy Talbot G4JNT Jan 2009 Mark 2 Version Oct 2010, see Appendix, Page 8 This upconverter is designed to directly translate the output from a soundcard from a PC running
More informationDemo board DC365A Quick Start Guide.
August 02, 2001. Demo board DC365A Quick Start Guide. I. Introduction The DC365A demo board is intended to demonstrate the capabilities of the LT5503 RF transmitter IC. This IC incorporates a 1.2 GHz to
More informationCHAPTER 2 THE DESIGN OF ACTIVE POLYPHASE FILTER
CHAPTER 2 THE DESIGN OF ACTIVE POLYPHASE FILTER 2.1 INTRODUCTION The fast growth of wireless applications in recent years has driven intense efforts to design highly integrated, high-performance, low-cost
More informationKeysight Technologies
Keysight Technologies Generating Signals Basic CW signal Block diagram Applications Analog Modulation Types of analog modulation Block diagram Applications Digital Modulation Overview of IQ modulation
More informationDigital Signal Analysis
Digital Signal Analysis Objectives - Provide a digital modulation overview - Review common digital radio impairments Digital Modulation Overview Signal Characteristics to Modify Polar Display / IQ Relationship
More informationUsing Frequency Diversity to Improve Measurement Speed Roger Dygert MI Technologies, 1125 Satellite Blvd., Suite 100 Suwanee, GA 30024
Using Frequency Diversity to Improve Measurement Speed Roger Dygert MI Technologies, 1125 Satellite Blvd., Suite 1 Suwanee, GA 324 ABSTRACT Conventional antenna measurement systems use a multiplexer or
More information1 Introduction RF receivers Transmission observation receiver Thesis Objectives Outline... 3
Printed in Sweden E-huset, Lund, 2016 Abstract In this thesis work, a highly linear passive attenuator and mixer were designed to be used in a wide-band Transmission Observation Receiver (TOR). The TOR
More informationAdaptive Digital Signal Processing Algorithms for Image-Rejection Mixer Self- Calibration. by Gabriel M. Desjardins
Adaptive Digital Signal Processing Algorithms for Image-Rejection Mixer Self- Calibration by Gabriel M. Desjardins Adaptive Digital Signal Processing Algorithms for Image-Rejection Mixer Self-Calibration
More information8 Hints for Better Spectrum Analysis. Application Note
8 Hints for Better Spectrum Analysis Application Note 1286-1 The Spectrum Analyzer The spectrum analyzer, like an oscilloscope, is a basic tool used for observing signals. Where the oscilloscope provides
More information