Accelerated Modular Multiplication Algorithm of Large Word Length Numbers with a Fixed Module
|
|
- Garry Pitts
- 5 years ago
- Views:
Transcription
1 Accelerated Modular Multplcaton Algorthm of Large Word Length Numbers wth a Fxed Module Nkolaos Bards 1, Athanasos Drgas 1, Alexander Markovskyy, and John Vrettaros 1 1 Natonal Centre for Scentfc Research Demokrtos, DTE/YE Appled Technologes Department & Net Meda Lab, Ag.Paraskev - Athens, 15310, Greece bards@eee.org, dr@mm.demokrtos.gr, vr@mm.demokrtos.gr Natonal Techncal Unversty of Ukrane, Department of Computer Engneerng, 37, Peremohy, pr. Kev 5056, KPI 003, Ukrane markovskyy@rgcds.org Abstract. A new algorthm s proposed for the software mplementaton of modular multplcaton, whch uses pre-computatons wth a constant module. The developed modular multplcaton algorthm provdes hgh performance n comparson wth the already known algorthms, and s orented at the varable value of the module, especally wth the software mplementaton on mcro controllers and smart cards wth a small number of bts. Keywords: Modular multplcaton, Montgomery, Barrett, embedded cryptographc software, effcent mplementatons. 1 Introducton The operatons of modular multplcaton and modular exponentaton are the computatonal bass of an mportant category of the contemporary nformaton securty algorthms, whch are based on the number theory [8]. In partcular, the computatonal mplementaton of such mportant operatons for the contemporary technologes where nformaton securty mechansms are provded (Publc Key Algorthms for encrypton (RSA, ECC), Dffe-Hellman key exchange algorthm, Dgtal Sgnature Algorthms and Dgtal Sgnature Standard), are based on the operatons of modular nvoluton and modular multplcaton. In order to provde the acceptable securty level concernng attacks, the aforementoned algorthms utlze numbers wth word lengths of thousands of bts. Thus, for the maorty of applcatons, nformaton securty under contemporary condtons requres that the length of the numbers utlzed n the algorthms (based on ellptcal curves (ECC)), should range from 18 to 56 bts, whle the length of the numbers utlzed n the algorthms (based on exponental transformaton) should range from 104 to 048 bts [5]. Software mplementaton of modular multplcaton for such long bt numbers on general-purpose processors or mcro-controllers wth a fxed number of bts (from 8 to 64) s very tme consumng. Accordngly, the software mplementaton of nformaton securty, whch s based on publc key algorthms, on the unversal processors, s M.D. Lytras et al. (Eds.): WSKS 010, Part II, CCIS 11, pp , 010. Sprnger-Verlag Berln Hedelberg 010
2 498 N. Bards et al. carred out several orders slower n comparson wth the symmetrc algorthms (such as DES or AES), wth the condton of ensurng adacent levels of securty attacks. The problem of the speed performance of the modular arthmetc operatons of large numbers durng the cryptographc algorthms mplementaton, s especally grave for low-length bt mcro-controllers []. The basc operaton of the modular arthmetc utlzed n algorthms of that class, s the modular nvoluton,.e., the calculaton A К mod M. In ths case, the maorty of the cases of modular nvoluton are carred out by the method of squarng and multplcatons [1], whch uses a number of multplcatons close to the theoretcal mnmum. Based on ths, n order to ncrease the performance of the algorthms mplementaton by software, t s mportant to decrease the tme needed for the modular multplcaton. Consequently, searchng for possbltes to ncrease the performance of modular multplcatons wth the use of software mplementaton on the general purpose processors and mcro-controllers, s mportant and vtal. Prncpal Notatons and Effectveness Estmaton Model of the Modular Multplcaton Algorthms The basc operaton of the modular arthmetc, utlzed n the nformaton securty algorthms s modular multplcaton,.e., the calculaton R=A B mod M. It s assumed that the result R, coeffcent A, multplcand B and module M are n- bts bnary numbers, and that the hgh-order bt of the module s equal to one: n-1 M n, and that the co-factors are lower than the module: A<M, B<M. It s also assumed that the operaton of modular multplcaton s performed on the k- bts general purpose processors, mcroprocessors or mcro-controllers. Accordngly, each of the numbers, whch partcpate n the operaton of modular multplcaton can be represented n the form of s = n/k - bts words: A = s 1 = 0 a k, B = s 1 b = 0 where a, b, m k-bts word, {0,,s-1}. In contrast to the classcal modular multplcaton algorthm [1], contemporary algorthms [3], [6], do not use the operaton of dvson, whch s neffectvely realzed on the general purpose processors. Based on ths, as a crteron of the productvty evaluaton of the software mplementaton of modular multplcaton algorthms, the total operaton tme of multplcaton and addton, whch are the basc operatons of the contemporary algorthms of modular multplcaton, s usually examned [5]. It s assumed that the result of the multplcaton command of two k- bts numbers s a k - bts representaton. By denotng: q m as the number of the requred multplcaton commands t m as the executon tme needed for each command q a as the number of addtonal commands t a - as the executon tme of each addtonal command the estmaton tme of modular multplcaton calculaton of n- bts numbers, whch s acceptable for the comparatve accuracy analyss s: q t + q t. m m a a k, M = s 1 = 0 m k (1)
3 Accelerated Modular Multplcaton Algorthm of Large Word Length Numbers 499 If the executon tme of the multplcaton and addton commands on the processor s w = t mul /t a,, then the executon tme of the modular multplcaton can be represented as t w q + q ). a ( m a 3 Bref Analyss of the Contemporary State of the Acceleraton Problem: The Software Implementaton of the Modular Multplcaton The classcal algorthm for the modular multplcaton software mplementaton [1] wthout detalng the method of the Reduce(X) procedure executon (whch returns the modular reducton of X), s descrbed as follows n the C++ language, n Algorthm 1. Algorthm 1. Classcal scheme of word-by-word Modular Multplcaton R=0; for(=0; <s; ++) { Y=0; for (=0; <s; ++) Y+= (a *b )<<(*k); R += Reduce(Y); f (<s 1) { B<<=k; Reduce(B); } } Reduce(R); The operaton of multplcaton s performed word-by-word: each -th (=0,, s-1) the k- bts word of coeffcent a s multpled by shftng each of s words of multplcand n B. The obtaned product k- bts are added, formng (n+k) - bts, whch s a partal representaton of the product: s 1 = 0 k a B = a b () Followng ths, the modular reducton of the partal expresson s carred out, obtanng -th partal resdual R = a B mod M. The result of the modular multplcaton R=A B mod M s formed as the sum of the modular reductons of the partal expresson of the product: R=(R 0 +R 1 + +R s-1 )mod M. The classcal modular reducton algorthm s acheved wth the use of the operaton of the nteger dvson of k bts dvsble to the k- bts dvder, obtanng a quotent and a resdual.
4 500 N. Bards et al. Snce the dvson of the n- bts numbers on the k- bts processor (n>>k) s carred out very neffectvely, the calculaton of the reducton n the classcal algorthm requres s(s+ 5) operatons of multplcaton and s operatons of the nteger dvson [3]. At present, varous algorthms are proposed [], [3], [5], whch ncrease the performance of the software mplementaton of the modular multplcaton operaton. The largest part of the aforementoned algorthms realze the ncrease n the performance of modular multplcaton due to the acceleraton of modular reducton by the excepton of the operaton of nteger dvson, whch s used n the classcal algorthm [1]. Nowadays, the most effectve method of modular multplcaton s the Montgomery algorthm [6], whch s well adusted to the archtecture of unversal processors. The Montgomery algorthm substtutes the operaton of dvson nto the random module M by the dvsons nto power of, whch effectvely are realzed by SHIFTS. The operaton of modular reducton n Montgomery s algorthm requres s(s+1) operatons of multplcaton. The general computatonal complexty of the mplementaton of the Montgomery modular multplcaton algorthm on a k - bts processor s determned by s +s operatons of multplcaton and by 4s +4s+ addtons. Accordngly, the calculaton tme T M of Montgomery s algorthm on the k- bts processor can be calculated approxmately as follows: TM = ( s + s) tm + (4 s + 4 s + ) ta = ta ( s ( w + 4) + s ( w + 4) + ) (3) Known algorthms assume that each calculaton of modular multplcaton s produced wth the new values of co-factors A, B and of the module M. However, the analyss of the practcal applcaton of nformaton securty algorthms, whch use modular multplcaton, shows that both ther keys, and respectvely the module change relatvely rarely. Ths offers the potental possbltes of further decrease of the computatonal complexty of modular multplcaton by smplfcaton n the reducton. The practcal mplementaton of such possbltes requres specal research and development. On ths bass new modular multplcaton algorthms should be developed, whch wll contan a constant module. The purpose of ths work s the development of an effectve modular multplcaton algorthm of large numbers on general purpose processors wth a constant module. 4 Analyss of the Possbltes of Acceleratng the Modular Multplcaton n the Informaton Securty Systems The nformaton securty algorthms are based on cryptographc propertes. Ths partcular cryptographc property has to do wth the non soluton usng an analytcal method of number theory tasks. These algorthms requre the specal complex procedures of the generaton of keys. In partcular, the wdely used (n practce) algorthm RSA [5] uses a complex procedure to obtan the three numbers d, e and M, of length n from 104 to 048 bts, whch satsfy the dentty A de A. The process of the codng of the block A of a certan message conssts of the calculaton of C=A e mod M, and the decodng of block A s realzed wth the calculaton of A=C d mod M. The par of numbers <d,m> composes the publc key, whle the par <e,m> composes the prvate key.
5 Accelerated Modular Multplcaton Algorthm of Large Word Length Numbers 501 One of the aforementoned keys dependng on the protocol that the RSA uses s publc, whle the other s prvate. The analyss of the practcal use of an RSA algorthm shows that the keys change relatvely rarely so that wth the use of the same key, tens of thousands of nformaton blocks are processed. Ths makes t possble to consder that n the process of computatonal mplementaton, the RSA key and consequently the module are both n effect constant. Analogous reasonngs can also be appled to a number of other, standardzed and wdely utlzed n practce nformaton securty algorthms and n partcular to the Dgtal Sgnature Standard algorthm [5]. The constancy of the module M makes t possble to smplfy the calculaton of modular reducton n the multplcaton process due to the use of precomputatonal results. Such pre-computatons depend only on the value of the module M and therefore, they are carred out once wth a change n the module. The results of the precomputatons reman n the tabular memory and are used repeatedly wth each modular multplcaton calculaton. In the modular multplcaton mplementaton, the part of the computatonal resources s strctly used for the calculaton of multplcaton and the other part for the modular reducton mplementaton. In dfferent modular multplcaton algorthms [6], [7] the specfc weght of expendtures for these two procedures vares. Table 1 gves the quantty of the multplcaton operatons and the word dvsons, whch are utlzed n the most known modular multplcaton algorthms for the calculaton of the product A B and the modular reducton mplementaton [3]. It s obvous that the possbltes of decreasng the number of operatons for the calculaton of the product A B due to the pre-computatons wth a constant module, are completely lmted, snce the module tself s not used drectly n such calculatons. Therefore, the basc reserve for ncreasng the speed of the software mplementaton of modular multplcaton, s the use of pre-computatons for decreasng the computatonal complexty of modular reducton. Data analyss, gven n Table I shows that wth the use of pre-computatons, the greatest effect of the decrease n the mplementaton tme of modular multplcaton, s acheved. Ths takes place due to the reducton of the tme expendtures for the modular reducton. Algorthm Table 1. Quantty of operatons of multplcaton Quantty multplcatons k bts word for calculaton А В Quantty multplcatons k bts word for modular reducton Quantty dvsons word for modular reducton Classcal s s +.5 s s Barrett s s + 4 s 0 Montgomery s s + s 0 Quantty of multplcaton operatons and dvson above the k- bts words, utlzed by dfferent modular multplcaton algorthms and calculaton of the multplcaton of the expresson A B and the resdual of module M.
6 50 N. Bards et al. 5 Modular Multplcaton Organzaton Based on Pre-computatons wth the Fxed Module In the classcal algorthm (Algorthm 1) the modular reducton procedure, Reduce(X), s carred out from the partal products a B and by shftng the code of multplcand B by k bts to the left. In both cases, the length of the reduced number X s not more than (s+1) k- - bts words or more than (s+1) k=(n+k) bts х 0, х 1, х,,х n+k-1 : X n + k 1 = x = 0, x {0,1} The number X can be represented n the form of the sum of two components: (n 1)- bts number X, whch concdes wth (n 1) low-order dgts X and (n+k)- bts number X, whch conssts of (k+1) hgh-order dgts, concdng wth the smlar bts of X and (n 1) low-order dgts, equal to zero: X = n+ k 1 = 0 x = X ' + X '', X ' = n+ k 1 = n 1 x, X '' = n = 0 x In accordance wth the property of congruence for the modular reducton, the resdual X mod M can be represented n the form of the modular reducton as the sum of the resduals of the components X composng X and X : n k 1 X mod M = ( + x = ( X ' mod = 0 M + X ) mod M = ( X ' + X '') mod M = '' mod M ) mod M Snce the hgh order dgts, (n 1)- bts of module M are equal to one, and the Х s equal to (n 1)- bts number, then Х <M and, accordngly Х mod M = Х. Number X contans only k+1 sgnfcant dgts. The rest n 1 low-order dgts are equal to zero. Consequently, X and accordngly X mod M assume only k+1 dfferent values. All possble n- bts values of X mod M for the approprate X, can be pre-computed and stored n the memory as tables. If we desgnate through Z the bnary code, whch conssts of (k+1) hgh order sgnfcant dgts X : Z = n + k 1 x = n 1 n+ 1 and wth T(Z) n- bts code of the tabular value T(Z) = X modm, then the modular reducton procedure Reduce(X) s realzed n accordance wth the followng expresson: Re duce( X ) = X modm = ( T ( Z ) + X '') modm (7) In ths case, the computatonal complexty of the modular reducton mplementaton s determned by maxmum two operatons of addton between (n+k)- bts numbers: the frst for the calculaton of T(Z)+X and the second for executng the subtracton (T(Z)+X )-M, f T(Z)+X M. Snce 0 T(Z)+X < M, for the modular reducton (T(Z)+X ) mod M not more than one subtracton of n- bts numbers, s requred. Therefore, the executon tme of the (4) (5) (6)
7 Accelerated Modular Multplcaton Algorthm of Large Word Length Numbers 503 procedure wll not exceed (s+1) t a, wth the average value of 1.5 s t a. The storage memory, whch s requred for storng all the pre-computed possble values of T(Z) comprses k+1 n bts or k+1 s of k- bts words. The proposed approach s especally effectve n the mplementaton of modular multplcaton on the low-bts mcroprocessors, mcro-controllers and smart cards. In ths case, the memory sze for storng the results of pre-computatons wth a constant module, proves to be completely acceptable for the maorty of applcatons. For example, for the accelerated multplcaton mplementaton of the 104- bts numbers on the 8- bts mcro-controller, the capacty of the requred storage memory wll compose of ( 9 18)= 16 of bytes (64 Kbyte). For the accelerated modular multplcaton mplementaton on the 16-bts processor r, the above capacty requres storage memory, whch substantally grows and therefore decreases the effectveness of the applcaton of pre-computatons. In order to decrease the capacty of the memory requred for storng the results of pre-computatons T(Z), ts mult-secton organzaton, s proposed. The essence of the proposed tables organzaton of pre-computatons les n the fact that the value X s dvded nto q components: ' ' X ' = X 1 + X X wth lengths n+r 1, n+r 1 +r,, n+r 1 + +r q, snce r 1 +r + +r q =k+1. Each - th consttutng X (=1,,q) contans r hgh order sgnfcant dgts, whch concde wth the dgts x n+h, x n+h+1,..., x n+h+r of number X (h=0 for =1 and h =r r 1 for >1), and the rest of the low-order dgts are equal to zero: g + r 1 n+ h X ' = x n+ h, g = rt, {,..., q}, g 1 h= g Followng ths, n accordance wth the property of congruence the modular reducton X mod M can be represented n the form: X mod M = ( X ' 1 mod M + X ' mod M X ' q mod M + X '') mod M In order to determne each of the values of X mod M, the use of the precomputatons results s proposed, where the results are prevously calculated for all possble codes X. Snce a quantty of sgnfcant (non zero) bts n code X s equal to r, then the r number of dfferent values X wll comprse, and the memory capacty for storng all possble values of X mod M respectvely wll be ( r n ) bt. If we denote through Z the bnary r - bts code, whch contans only r hgh order sgnfcant dgts X, then, g + r h= g t = 1 ' q = 0 1 h g n+ h, g = rt, {,..., q}, g 1 = t = 1 Z = x 0 If we denote through T (Z ) n bts code of the tabular value T (Z ) = X mod M, then the modular reducton procedure s realzed n accordance wth the followng expresson: (8) (9) X mod M q = ( T ( Z = 1 ) + X '') mod M (10)
8 504 N. Bards et al. The total volume of the tabular memory for storng T 1 (Z 1 ),T (Z ),,T q (Z q )) comprses n q = 1 r bts. The aforementoned example of storng T(Z) n one table, can be examned as a specal case of the results organzaton wthn subdvded tables, wth precomputatons for q=1. The use of mult-secton tables makes t possble to substantally decrease the memory capacty of ther storage. For example, under the condtons of the example gven above, for the accelerated multplcaton mplementaton of 104- bts numbers on the 8- bts mcro-controller wth the two-secton memory (q=, r 1 =5, r =4=), the requred memory capacty wll compose of 104 ( ) = bts or 6144 bytes or tmes less than durng the sngle-secton organzaton of tabular memory. From another pont of vew, the use of mult-secton organzaton of the tabular memory s combned wth the ncrease of the executon tme of the modular reducton. The calculaton of the sum of expresson (10) requres q(s+1) operatons of summng up k- bts words. The number of sgnfcant dgts of the sum code wll not exceed n ths case n+q, so that, f r 1 q+1, then for executng the modular reducton of sum wth the use of the frst table T 1 (Z 1 ), 1.5(s+1) addton operatons are requred, on average. The total number of the addtonal operatons s: (q+1.5) (s+1). 6 Conclusons The problem of ncreasng the performance of the modular multplcaton software mplementaton, whch s the basc computatonal operaton used n a wde crcle of nformaton securty algorthms was researched. It s shown that durng the practcal applcaton of nformaton securty algorthms, based on the analytcally nsoluble tasks of the number theory, the keys and consequently the module, change relatvely rarely. Based on the conducted research, a new algorthm was proposed for the modular multplcaton that dffers from the classcal organzaton of the modular reducton executon. Reducton n the computatonal complexty of the software mplementaton s acheved by the use of pre-computatons results, whch depend only on the module and whch are stored n the tabular memory. The performance estmaton of the proposed algorthm and memory use for storng the pre-computatons tables are theoretcally substantated. The executed analyss showed that the speed of the software mplementaton of modular multplcaton on the mcro-controllers wth the use of the proposed algorthm grows 1.5-, n comparson wth the most effectve algorthm today, the Montgomery algorthm. References 1. Bosselaers, A., Govaerts, R., Vandewalle, J.: Comparson of three modular reducton functons. In: Stnson, D.R. (ed.) CRYPTO LNCS, vol. 773, pp Sprnger, Hedelberg (1994)
9 Accelerated Modular Multplcaton Algorthm of Large Word Length Numbers 505. Dhem, J.-F., Qusquater, J.-J.: Resent results on modular multplcatons for smart cards. In: Schneer, B., Qusquater, J.-J. (eds.) CARDIS LNCS, vol. 180, pp Sprnger, Hedelberg (000) 3. Hars, L.: Long Modular multplcaton for Cryptographc Applcatons. In: Joye, M., Qusquater, J.-J. (eds.) CHES 004. LNCS, vol. 3156, pp Sprnger, Hedelberg (004) 4. Hong, S.M., Oh, S.Y., Yoon, H.: New modular multplcaton algorthms for fast modular exponentaton. In: Maurer, U.M. (ed.) EUROCRYPT LNCS, vol. 1070, pp Sprnger, Hedelberg (1996) 5. Menezer, A.J., Van Oorschot, P.C., Vanstone, S.A.: Handbook of Appled Cryptography. CRC Press, Boca Raton (1997) 6. Montgommery, P.L.: Modular multplcaton wthout tral dvson. // Mathematcs of Computaton 44, (1985) 7. Barrett, P.: Implementng the Rver Shamr and Adleman publc key encrypton algorthm on a standard dgtal sgnal processor. In: Odlyzko, A.M. (ed.) CRYPTO LNCS, vol. 63, pp Sprnger, Hedelberg (1987) 8. Cohen, H.: A Course n Computatonal Algebrac Number Theory, nd edn. Graduate Texts n Mathematcs. Sprnger, Hedelberg (1995)
Efficient Large Integers Arithmetic by Adopting Squaring and Complement Recoding Techniques
The th Worshop on Combnatoral Mathematcs and Computaton Theory Effcent Large Integers Arthmetc by Adoptng Squarng and Complement Recodng Technques Cha-Long Wu*, Der-Chyuan Lou, and Te-Jen Chang *Department
More informationPRACTICAL, COMPUTATION EFFICIENT HIGH-ORDER NEURAL NETWORK FOR ROTATION AND SHIFT INVARIANT PATTERN RECOGNITION. Evgeny Artyomov and Orly Yadid-Pecht
68 Internatonal Journal "Informaton Theores & Applcatons" Vol.11 PRACTICAL, COMPUTATION EFFICIENT HIGH-ORDER NEURAL NETWORK FOR ROTATION AND SHIFT INVARIANT PATTERN RECOGNITION Evgeny Artyomov and Orly
More informationPERFORMANCE EVALUATION OF BOOTH AND WALLACE MULTIPLIER USING FIR FILTER. Chirala Engineering College, Chirala.
PERFORMANCE EVALUATION OF BOOTH AND WALLACE MULTIPLIER USING FIR FILTER 1 H. RAGHUNATHA RAO, T. ASHOK KUMAR & 3 N.SURESH BABU 1,&3 Department of Electroncs and Communcaton Engneerng, Chrala Engneerng College,
More informationFast Code Detection Using High Speed Time Delay Neural Networks
Fast Code Detecton Usng Hgh Speed Tme Delay Neural Networks Hazem M. El-Bakry 1 and Nkos Mastoraks 1 Faculty of Computer Scence & Informaton Systems, Mansoura Unversty, Egypt helbakry0@yahoo.com Department
More informationUncertainty in measurements of power and energy on power networks
Uncertanty n measurements of power and energy on power networks E. Manov, N. Kolev Department of Measurement and Instrumentaton, Techncal Unversty Sofa, bul. Klment Ohrdsk No8, bl., 000 Sofa, Bulgara Tel./fax:
More informationChinese Remainder. Discrete Mathematics Andrei Bulatov
Chnese Remander Introducton Theorem Dscrete Mathematcs Andre Bulatov Dscrete Mathematcs Chnese Remander Theorem 34-2 Prevous Lecture Resdues and arthmetc operatons Caesar cpher Pseudorandom generators
More informationWalsh Function Based Synthesis Method of PWM Pattern for Full-Bridge Inverter
Walsh Functon Based Synthess Method of PWM Pattern for Full-Brdge Inverter Sej Kondo and Krt Choesa Nagaoka Unversty of Technology 63-, Kamtomoka-cho, Nagaoka 9-, JAPAN Fax: +8-58-7-95, Phone: +8-58-7-957
More informationCalculation of the received voltage due to the radiation from multiple co-frequency sources
Rec. ITU-R SM.1271-0 1 RECOMMENDATION ITU-R SM.1271-0 * EFFICIENT SPECTRUM UTILIZATION USING PROBABILISTIC METHODS Rec. ITU-R SM.1271 (1997) The ITU Radocommuncaton Assembly, consderng a) that communcatons
More informationSecure Transmission of Sensitive data using multiple channels
Secure Transmsson of Senstve data usng multple channels Ahmed A. Belal, Ph.D. Department of computer scence and automatc control Faculty of Engneerng Unversty of Alexandra Alexandra, Egypt. aabelal@hotmal.com
More informationHigh Speed, Low Power And Area Efficient Carry-Select Adder
Internatonal Journal of Scence, Engneerng and Technology Research (IJSETR), Volume 5, Issue 3, March 2016 Hgh Speed, Low Power And Area Effcent Carry-Select Adder Nelant Harsh M.tech.VLSI Desgn Electroncs
More informationIEE Electronics Letters, vol 34, no 17, August 1998, pp ESTIMATING STARTING POINT OF CONDUCTION OF CMOS GATES
IEE Electroncs Letters, vol 34, no 17, August 1998, pp. 1622-1624. ESTIMATING STARTING POINT OF CONDUCTION OF CMOS GATES A. Chatzgeorgou, S. Nkolads 1 and I. Tsoukalas Computer Scence Department, 1 Department
More informationNATIONAL RADIO ASTRONOMY OBSERVATORY Green Bank, West Virginia SPECTRAL PROCESSOR MEMO NO. 25. MEMORANDUM February 13, 1985
NATONAL RADO ASTRONOMY OBSERVATORY Green Bank, West Vrgna SPECTRAL PROCESSOR MEMO NO. 25 MEMORANDUM February 13, 1985 To: Spectral Processor Group From: R. Fsher Subj: Some Experments wth an nteger FFT
More informationA study of turbo codes for multilevel modulations in Gaussian and mobile channels
A study of turbo codes for multlevel modulatons n Gaussan and moble channels Lamne Sylla and Paul Forter (sylla, forter)@gel.ulaval.ca Department of Electrcal and Computer Engneerng Laval Unversty, Ste-Foy,
More informationDigital Transmission
Dgtal Transmsson Most modern communcaton systems are dgtal, meanng that the transmtted normaton sgnal carres bts and symbols rather than an analog sgnal. The eect o C/N rato ncrease or decrease on dgtal
More informationANNUAL OF NAVIGATION 11/2006
ANNUAL OF NAVIGATION 11/2006 TOMASZ PRACZYK Naval Unversty of Gdyna A FEEDFORWARD LINEAR NEURAL NETWORK WITH HEBBA SELFORGANIZATION IN RADAR IMAGE COMPRESSION ABSTRACT The artcle presents the applcaton
More informationMTBF PREDICTION REPORT
MTBF PREDICTION REPORT PRODUCT NAME: BLE112-A-V2 Issued date: 01-23-2015 Rev:1.0 Copyrght@2015 Bluegga Technologes. All rghts reserved. 1 MTBF PREDICTION REPORT... 1 PRODUCT NAME: BLE112-A-V2... 1 1.0
More informationChaotic Filter Bank for Computer Cryptography
Chaotc Flter Bank for Computer Cryptography Bngo Wng-uen Lng Telephone: 44 () 784894 Fax: 44 () 784893 Emal: HTwng-kuen.lng@kcl.ac.ukTH Department of Electronc Engneerng, Dvson of Engneerng, ng s College
More informationInternational Journal of Network Security & Its Application (IJNSA), Vol.2, No.1, January SYSTEL, SUPCOM, Tunisia.
Internatonal Journal of Network Securty & Its Applcaton (IJNSA), Vol.2, No., January 2 WEAKNESS ON CRYPTOGRAPHIC SCHEMES BASED ON REGULAR LDPC CODES Omessaad Hamd, Manel abdelhed 2, Ammar Bouallegue 2,
More informationDynamic Optimization. Assignment 1. Sasanka Nagavalli January 29, 2013 Robotics Institute Carnegie Mellon University
Dynamc Optmzaton Assgnment 1 Sasanka Nagavall snagaval@andrew.cmu.edu 16-745 January 29, 213 Robotcs Insttute Carnege Mellon Unversty Table of Contents 1. Problem and Approach... 1 2. Optmzaton wthout
More informationTo: Professor Avitabile Date: February 4, 2003 From: Mechanical Student Subject: Experiment #1 Numerical Methods Using Excel
To: Professor Avtable Date: February 4, 3 From: Mechancal Student Subject:.3 Experment # Numercal Methods Usng Excel Introducton Mcrosoft Excel s a spreadsheet program that can be used for data analyss,
More informationA NSGA-II algorithm to solve a bi-objective optimization of the redundancy allocation problem for series-parallel systems
0 nd Internatonal Conference on Industral Technology and Management (ICITM 0) IPCSIT vol. 49 (0) (0) IACSIT Press, Sngapore DOI: 0.776/IPCSIT.0.V49.8 A NSGA-II algorthm to solve a b-obectve optmzaton of
More informationGuidelines for CCPR and RMO Bilateral Key Comparisons CCPR Working Group on Key Comparison CCPR-G5 October 10 th, 2014
Gudelnes for CCPR and RMO Blateral Key Comparsons CCPR Workng Group on Key Comparson CCPR-G5 October 10 th, 2014 These gudelnes are prepared by CCPR WG-KC and RMO P&R representatves, and approved by CCPR,
More informationA Comparison of Two Equivalent Real Formulations for Complex-Valued Linear Systems Part 2: Results
AMERICAN JOURNAL OF UNDERGRADUATE RESEARCH VOL. 1 NO. () A Comparson of Two Equvalent Real Formulatons for Complex-Valued Lnear Systems Part : Results Abnta Munankarmy and Mchael A. Heroux Department of
More informationPerformance Analysis of Multi User MIMO System with Block-Diagonalization Precoding Scheme
Performance Analyss of Mult User MIMO System wth Block-Dagonalzaton Precodng Scheme Yoon Hyun m and Jn Young m, wanwoon Unversty, Department of Electroncs Convergence Engneerng, Wolgye-Dong, Nowon-Gu,
More informationA High-Speed Multiplication Algorithm Using Modified Partial Product Reduction Tree
World Academy of Scence, Engneerng and Technology Internatonal Journal of Electrcal and Computer Engneerng Vol:4, No:, 200 A Hgh-Speed Multplcaton Algorthm Usng Modfed Partal Product educton Tree P Asadee
More informationA Preliminary Study on Targets Association Algorithm of Radar and AIS Using BP Neural Network
Avalable onlne at www.scencedrect.com Proceda Engneerng 5 (2 44 445 A Prelmnary Study on Targets Assocaton Algorthm of Radar and AIS Usng BP Neural Networ Hu Xaoru a, Ln Changchuan a a Navgaton Insttute
More informationA MODIFIED DIFFERENTIAL EVOLUTION ALGORITHM IN SPARSE LINEAR ANTENNA ARRAY SYNTHESIS
A MODIFIED DIFFERENTIAL EVOLUTION ALORITHM IN SPARSE LINEAR ANTENNA ARRAY SYNTHESIS Kaml Dmller Department of Electrcal-Electroncs Engneerng rne Amercan Unversty North Cyprus, Mersn TURKEY kdmller@gau.edu.tr
More informationGeneralized Incomplete Trojan-Type Designs with Unequal Cell Sizes
Internatonal Journal of Theoretcal & Appled Scences 6(1): 50-54(2014) ISSN No. (Prnt): 0975-1718 ISSN No. (Onlne): 2249-3247 Generalzed Incomplete Trojan-Type Desgns wth Unequal Cell Szes Cn Varghese,
More informationComparative Analysis of Reuse 1 and 3 in Cellular Network Based On SIR Distribution and Rate
Comparatve Analyss of Reuse and 3 n ular Network Based On IR Dstrbuton and Rate Chandra Thapa M.Tech. II, DEC V College of Engneerng & Technology R.V.. Nagar, Chttoor-5727, A.P. Inda Emal: chandra2thapa@gmal.com
More informationRejection of PSK Interference in DS-SS/PSK System Using Adaptive Transversal Filter with Conditional Response Recalculation
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol., No., November 23, 3-9 Rejecton of PSK Interference n DS-SS/PSK System Usng Adaptve Transversal Flter wth Condtonal Response Recalculaton Zorca Nkolć, Bojan
More informationPerformance Analysis of the Weighted Window CFAR Algorithms
Performance Analyss of the Weghted Wndow CFAR Algorthms eng Xangwe Guan Jan He You Department of Electronc Engneerng, Naval Aeronautcal Engneerng Academy, Er a road 88, Yanta Cty 6400, Shandong Provnce,
More informationDesign of Practical FIR Filter Using Modified Radix-4 Booth Algorithm
Desgn of Practcal FIR Flter Usng Modfed Radx-4 Booth Algorthm E Srnvasarao M.Tech Scholar, Department of ECE, AITAM. V. Lokesh Raju Assocate Professor, Department of ECE, AITAM. L Rambabu Assstant Professor,
More informationMULTICORE IMPLEMENTATION OF THE AES ALGORITHM IN THE MEASUREMENT SYSTEM
XIX IMEKO World Congress Fundamental and Appled Metrology September 6 11, 2009, Lsbon, Portugal MULTICORE IMPLEMENTATION OF THE AES ALGORITHM IN THE MEASUREMENT SYSTEM Potr Blsk 1,2, Wesław Wneck 2 1 Warsaw
More informationproblems palette of David Rock and Mary K. Porter 6. A local musician comes to your school to give a performance
palette of problems Davd Rock and Mary K. Porter 1. If n represents an nteger, whch of the followng expressons yelds the greatest value? n,, n, n, n n. A 60-watt lghtbulb s used for 95 hours before t burns
More informationResearch of Dispatching Method in Elevator Group Control System Based on Fuzzy Neural Network. Yufeng Dai a, Yun Du b
2nd Internatonal Conference on Computer Engneerng, Informaton Scence & Applcaton Technology (ICCIA 207) Research of Dspatchng Method n Elevator Group Control System Based on Fuzzy Neural Network Yufeng
More informationA Digital Content Distribution Using a Group-Key and Multi-layered Structure Based on Web
A Dgtal Content Dstrbuton Usng a Group-Key and Mult-layered Structure Based on Web Yun-J Na and Il Seo Ko 2 Department of Internet Software, Honam Unversty 59-, Seobong-Dong, Gwangsan-Gu, Gwangju 506-74,
More informationA MODIFIED DIRECTIONAL FREQUENCY REUSE PLAN BASED ON CHANNEL ALTERNATION AND ROTATION
A MODIFIED DIRECTIONAL FREQUENCY REUSE PLAN BASED ON CHANNEL ALTERNATION AND ROTATION Vncent A. Nguyen Peng-Jun Wan Ophr Freder Computer Scence Department Illnos Insttute of Technology Chcago, Illnos vnguyen@t.edu,
More informationFigure.1. Basic model of an impedance source converter JCHPS Special Issue 12: August Page 13
A Hgh Gan DC - DC Converter wth Soft Swtchng and Power actor Correcton for Renewable Energy Applcaton T. Selvakumaran* and. Svachdambaranathan Department of EEE, Sathyabama Unversty, Chenna, Inda. *Correspondng
More informationLearning Ensembles of Convolutional Neural Networks
Learnng Ensembles of Convolutonal Neural Networks Lran Chen The Unversty of Chcago Faculty Mentor: Greg Shakhnarovch Toyota Technologcal Insttute at Chcago 1 Introducton Convolutonal Neural Networks (CNN)
More informationApplication of Intelligent Voltage Control System to Korean Power Systems
Applcaton of Intellgent Voltage Control System to Korean Power Systems WonKun Yu a,1 and HeungJae Lee b, *,2 a Department of Power System, Seol Unversty, South Korea. b Department of Power System, Kwangwoon
More informationantenna antenna (4.139)
.6.6 The Lmts of Usable Input Levels for LNAs The sgnal voltage level delvered to the nput of an LNA from the antenna may vary n a very wde nterval, from very weak sgnals comparable to the nose level,
More informationReview: Our Approach 2. CSC310 Information Theory
CSC30 Informaton Theory Sam Rowes Lecture 3: Provng the Kraft-McMllan Inequaltes September 8, 6 Revew: Our Approach The study of both compresson and transmsson requres that we abstract data and messages
More informationOptimal Sizing and Allocation of Residential Photovoltaic Panels in a Distribution Network for Ancillary Services Application
Optmal Szng and Allocaton of Resdental Photovoltac Panels n a Dstrbuton Networ for Ancllary Servces Applcaton Reza Ahmad Kordhel, Student Member, IEEE, S. Al Pourmousav, Student Member, IEEE, Jayarshnan
More informationMultiple Error Correction Using Reduced Precision Redundancy Technique
Multple Error Correcton Usng Reduced Precson Redundancy Technque Chthra V 1, Nthka Bhas 2, Janeera D A 3 1,2,3 ECE Department, Dhanalakshm Srnvasan College of Engneerng,Combatore, Tamlnadu, Inda Abstract
More informationPassive Filters. References: Barbow (pp ), Hayes & Horowitz (pp 32-60), Rizzoni (Chap. 6)
Passve Flters eferences: Barbow (pp 6575), Hayes & Horowtz (pp 360), zzon (Chap. 6) Frequencyselectve or flter crcuts pass to the output only those nput sgnals that are n a desred range of frequences (called
More informationParameter Free Iterative Decoding Metrics for Non-Coherent Orthogonal Modulation
1 Parameter Free Iteratve Decodng Metrcs for Non-Coherent Orthogonal Modulaton Albert Gullén Fàbregas and Alex Grant Abstract We study decoder metrcs suted for teratve decodng of non-coherently detected
More informationRC Filters TEP Related Topics Principle Equipment
RC Flters TEP Related Topcs Hgh-pass, low-pass, Wen-Robnson brdge, parallel-t flters, dfferentatng network, ntegratng network, step response, square wave, transfer functon. Prncple Resstor-Capactor (RC)
More informationPrevention of Sequential Message Loss in CAN Systems
Preventon of Sequental Message Loss n CAN Systems Shengbng Jang Electrcal & Controls Integraton Lab GM R&D Center, MC: 480-106-390 30500 Mound Road, Warren, MI 48090 shengbng.jang@gm.com Ratnesh Kumar
More information@IJMTER-2015, All rights Reserved 383
SIL of a Safety Fuzzy Logc Controller 1oo usng Fault Tree Analyss (FAT and realablty Block agram (RB r.-ing Mohammed Bsss 1, Fatma Ezzahra Nadr, Prof. Amam Benassa 3 1,,3 Faculty of Scence and Technology,
More informationarxiv: v1 [cs.it] 30 Sep 2008
A CODED BIT-LOADING LINEAR PRECODED DISCRETE MULTITONE SOLUTION FOR POWER LINE COMMUNICATION Fahad Syed Muhammmad*, Jean-Yves Baudas, Jean-Franços Hélard, and Mattheu Crussère Insttute of Electroncs and
More informationEvaluate the Effective of Annular Aperture on the OTF for Fractal Optical Modulator
Global Advanced Research Journal of Management and Busness Studes (ISSN: 2315-5086) Vol. 4(3) pp. 082-086, March, 2015 Avalable onlne http://garj.org/garjmbs/ndex.htm Copyrght 2015 Global Advanced Research
More information1 GSW Multipath Channel Models
In the general case, the moble rado channel s pretty unpleasant: there are a lot of echoes dstortng the receved sgnal, and the mpulse response keeps changng. Fortunately, there are some smplfyng assumptons
More informationDesign and Implementation of DDFS Based on Quasi-linear Interpolation Algorithm
Desgn and Implementaton of DDFS Based on Quas-lnear Interpolaton Algorthm We Wang a, Yuanyuan Xu b and Hao Yang c College of Electroncs Engneerng, Chongqng Unversty of Posts and Telecommuncatons, Chongqng
More informationA High-Sensitivity Oversampling Digital Signal Detection Technique for CMOS Image Sensors Using Non-destructive Intermediate High-Speed Readout Mode
A Hgh-Senstvty Oversamplng Dgtal Sgnal Detecton Technque for CMOS Image Sensors Usng Non-destructve Intermedate Hgh-Speed Readout Mode Shoj Kawahto*, Nobuhro Kawa** and Yoshak Tadokoro** *Research Insttute
More informationAn Effective Approach for Distribution System Power Flow Solution
World Academy of Scence, Engneerng and Technology nternatonal Journal of Electrcal and Computer Engneerng ol:, No:, 9 An Effectve Approach for Dstrbuton System Power Flow Soluton A. Alsaad, and. Gholam
More informationLOCAL DECODING OF WALSH CODES TO REDUCE CDMA DESPREADING COMPUTATION
LOCAL DECODING OF WALSH CODES TO REDUCE CDMA DESPREADING COMPUTATION Albert M. Chan, Jon Feldman, and Raghu Madyastha (Vanu, Inc., Cambrdge, MA, USA, {chanal,jonfeld,raghu}@vanu.com); Potr Indyk and Davd
More informationUnderstanding the Spike Algorithm
Understandng the Spke Algorthm Vctor Ejkhout and Robert van de Gejn May, ntroducton The parallel soluton of lnear systems has a long hstory, spannng both drect and teratve methods Whle drect methods exst
More informationAdaptive Fault Tolerance in Real-Time Information Systems
Shubnsky I.B., Rozenberg I.N., Papc L. Adaptve Fault Tolerance n Real-Tme Informaton Systems Shubnsky I.B., Rozenberg I.N., Papc L. Russa, Moscow, JSC NIIAS, Serba, Prjevor, ICDQM Abstract Real-tme nformaton
More informationTraffic balancing over licensed and unlicensed bands in heterogeneous networks
Correspondence letter Traffc balancng over lcensed and unlcensed bands n heterogeneous networks LI Zhen, CUI Qme, CUI Zhyan, ZHENG We Natonal Engneerng Laboratory for Moble Network Securty, Bejng Unversty
More informationDESIGN OF OPTIMIZED FIXED-POINT WCDMA RECEIVER
DESIGN OF OPTIMIZED FIXED-POINT WCDMA RECEIVER Ha-Nam Nguyen, Danel Menard, and Olver Senteys IRISA/INRIA, Unversty of Rennes, rue de Kerampont F-3 Lannon Emal: hanguyen@rsa.fr ABSTRACT To satsfy energy
More informationNOVEL ITERATIVE TECHNIQUES FOR RADAR TARGET DISCRIMINATION
NOVEL ITERATIVE TECHNIQUES FOR RADAR TARGET DISCRIMINATION Phaneendra R.Venkata, Nathan A. Goodman Department of Electrcal and Computer Engneerng, Unversty of Arzona, 30 E. Speedway Blvd, Tucson, Arzona
More informationarxiv: v1 [cs.lg] 8 Jul 2016
Overcomng Challenges n Fxed Pont Tranng of Deep Convolutonal Networks arxv:1607.02241v1 [cs.lg] 8 Jul 2016 Darryl D. Ln Qualcomm Research, San Dego, CA 92121 USA Sachn S. Talath Qualcomm Research, San
More informationTHE ARCHITECTURE OF THE BROADBAND AMPLIFIERS WITHOUT CLASSICAL STAGES WITH A COMMON BASE AND A COMMON EMITTER
VOL. 0, NO. 8, OCTOBE 205 ISSN 89-6608 2006-205 Asan esearch Publshng Network (APN. All rghts reserved. THE ACHITECTUE OF THE BOADBAND AMPLIFIES WITHOUT CLASSICAL STAGES WITH A COMMON BASE AND A COMMON
More informationKeywords LTE, Uplink, Power Control, Fractional Power Control.
Volume 3, Issue 6, June 2013 ISSN: 2277 128X Internatonal Journal of Advanced Research n Computer Scence and Software Engneerng Research Paper Avalable onlne at: www.jarcsse.com Uplnk Power Control Schemes
More information熊本大学学術リポジトリ. Kumamoto University Repositor
熊本大学学術リポジトリ Kumamoto Unversty Repostor Ttle Wreless LAN Based Indoor Poston and Its Smulaton Author(s) Ktasuka, Teruak; Nakansh, Tsune CtatonIEEE Pacfc RIM Conference on Comm Computers, and Sgnal Processng
More informationDecision aid methodologies in transportation
Decson ad methodologes n transportaton Lecture 7: More Applcatons Prem Kumar prem.vswanathan@epfl.ch Transport and Moblty Laboratory Summary We learnt about the dfferent schedulng models We also learnt
More informationEE 508 Lecture 6. Degrees of Freedom The Approximation Problem
EE 508 Lecture 6 Degrees of Freedom The Approxmaton Problem Revew from Last Tme Desgn Strategy Theorem: A crcut wth transfer functon T(s) can be obtaned from a crcut wth normalzed transfer functon T n
More informationThe Spectrum Sharing in Cognitive Radio Networks Based on Competitive Price Game
8 Y. B. LI, R. YAG, Y. LI, F. YE, THE SPECTRUM SHARIG I COGITIVE RADIO ETWORKS BASED O COMPETITIVE The Spectrum Sharng n Cogntve Rado etworks Based on Compettve Prce Game Y-bng LI, Ru YAG., Yun LI, Fang
More informationWeighted Penalty Model for Content Balancing in CATS
Weghted Penalty Model for Content Balancng n CATS Chngwe Davd Shn Yuehme Chen Walter Denny Way Len Swanson Aprl 2009 Usng assessment and research to promote learnng WPM for CAT Content Balancng 2 Abstract
More informationUtility-based Routing
Utlty-based Routng Je Wu Dept. of Computer and Informaton Scences Temple Unversty Roadmap Introducton Why Another Routng Scheme Utlty-Based Routng Implementatons Extensons Some Fnal Thoughts 2 . Introducton
More informationAdaptive System Control with PID Neural Networks
Adaptve System Control wth PID Neural Networs F. Shahra a, M.A. Fanae b, A.R. Aromandzadeh a a Department of Chemcal Engneerng, Unversty of Sstan and Baluchestan, Zahedan, Iran. b Department of Chemcal
More informationcommunications are increasingly used in a way that they are scrambling and the combination of scrambling frequency and time domain.
Journal of Advances n Computer Research Quarterly pissn: 2345-606x eissn: 2345-6078 Sar Branch, Islamc Azad Unversty, Sar, I.R.Iran (Vol. 7, No. 3, August 2016), Pages: 67-76 www.jacr.ausar.ac.r Audo Sgnal
More informationEnsemble Evolution of Checkers Players with Knowledge of Opening, Middle and Endgame
Ensemble Evoluton of Checkers Players wth Knowledge of Openng, Mddle and Endgame Kyung-Joong Km and Sung-Bae Cho Department of Computer Scence, Yonse Unversty 134 Shnchon-dong, Sudaemoon-ku, Seoul 120-749
More informationA new family of linear dispersion code for fast sphere decoding. Creative Commons: Attribution 3.0 Hong Kong License
tle A new famly of lnear dsperson code for fast sphere decodng Author(s) Da, XG; Cheung, SW; Yuk, I Ctaton he nd IEEE Canadan Conference on Electrcal and Computer Engneerng (CCECE 009), St. John's, L.,
More informationHigh Speed ADC Sampling Transients
Hgh Speed ADC Samplng Transents Doug Stuetzle Hgh speed analog to dgtal converters (ADCs) are, at the analog sgnal nterface, track and hold devces. As such, they nclude samplng capactors and samplng swtches.
More informationReconstruction of the roadway coverage parameters from radar probing measurements
Surface Effects and Contact Mechancs X 37 Reconstructon of the roadway coverage parameters from radar probng measurements A. Kranyukov Faculty of Computer Scence and Electroncs, Transport and Telecommuncaton
More informationOn the Usefulness of Fibonacci Compression Codes
The Computer Journal Advance Access publshed May 14, 2009 The Author 2009 Publshed by Oxford Unversty Press on behalf of The Brtsh Computer Socety All rghts reserved For Permssons, please emal: journalspermssons@oxfordjournalsorg
More informationSECURE COMMUNICATION BY USING MULTIPLE KEYS HAVING VARIABLE LENGTH IN A REAL TIME ENVIRONMENT FOR MULTIPLE STATIONS
Journal of Engneerng Scence and echnology Vol. 7, No. 4 ( 55-56 School of Engneerng, aylor s Unversty SECURE COMMUNICAION BY USING MULIPLE KEYS HAVING VARIABLE LENGH IN A REAL IME ENVIRONMEN FOR MULIPLE
More informationc 2009 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media,
c 2009 IEEE. Personal use of ths materal s permtted. Permsson from IEEE must be obtaned for all other uses, n any current or future meda, ncludng reprntng/republshng ths materal for advertsng or promotonal
More informationThe Application of Interpolation Algorithms in OFDM Channel Estimation
The Applcaton of Interpolaton Algorthms n OFDM Estmaton Xjun ZHANG 1,, Zhantng YUAN 1, 1 School of Electrcal and Informaton Engneerng, Lanzhou Unversty of Technology, Lanzhou, Gansu 730050, Chna School
More informationDESIGN OF OPTIMIZED FIXED-POINT WCDMA RECEIVER
7th European Sgnal Processng Conference (EUSIPCO 9) Glasgow, Scotland, August -8, 9 DESIGN OF OPTIMIZED FIXED-POINT WCDMA RECEIVER Ha-Nam Nguyen, Danel Menard, and Olver Senteys IRISA/INRIA, Unversty of
More informationFAST ELECTRON IRRADIATION EFFECTS ON MOS TRANSISTOR MICROSCOPIC PARAMETERS EXPERIMENTAL DATA AND THEORETICAL MODELS
Journal of Optoelectroncs and Advanced Materals Vol. 7, No., June 5, p. 69-64 FAST ELECTRON IRRAIATION EFFECTS ON MOS TRANSISTOR MICROSCOPIC PARAMETERS EXPERIMENTAL ATA AN THEORETICAL MOELS G. Stoenescu,
More informationGraph Method for Solving Switched Capacitors Circuits
Recent Advances n rcuts, ystems, gnal and Telecommuncatons Graph Method for olvng wtched apactors rcuts BHUMIL BRTNÍ Department of lectroncs and Informatcs ollege of Polytechncs Jhlava Tolstého 6, 586
More informationSteganography in JPEG2000 Compressed Images
824 IEEE Transactons on Consumer Electroncs, Vol. 49, No. 4, NOVEMBER 2003 Steganography n JPEG2000 Compressed Images Po-Chy Su and C.-C. Jay Kuo, Fellow, IEEE Abstract Informaton hdng n JPEG2000 compressed
More informationJoint Power Control and Scheduling for Two-Cell Energy Efficient Broadcasting with Network Coding
Communcatons and Network, 2013, 5, 312-318 http://dx.do.org/10.4236/cn.2013.53b2058 Publshed Onlne September 2013 (http://www.scrp.org/journal/cn) Jont Power Control and Schedulng for Two-Cell Energy Effcent
More informationAN ALGORITHM TO COMBINE LINK ADAPTATION AND TRANSMIT POWER CONTROL IN HIPERLAN TYPE 2
AN ALGORITHM TO COMBINE LINK ADAPTATION AND TRANSMIT POWER CONTROL IN HIPERLAN TYPE 2 Markus Radmrsch Inst. f. Allgem. Nachrchtentechnk, Unv. Hannover, Appelstr. 9a, 3167 Hannover, Germany Tel.: +49-511-762
More informationBit Error Probability of Cooperative Diversity for M-ary QAM OFDM-based system with Best Relay Selection
011 Internatonal Conerence on Inormaton and Electroncs Engneerng IPCSIT vol.6 (011) (011) IACSIT Press, Sngapore Bt Error Proalty o Cooperatve Dversty or M-ary QAM OFDM-ased system wth Best Relay Selecton
More informationImplementation Complexity of Bit Permutation Instructions
Implementaton Complexty of Bt Permutaton Instructons Zhje Jerry Sh and Ruby B. Lee Department of Electrcal Engneerng, Prnceton Unversty, Prnceton, NJ 085 USA {zsh, rblee}@ee.prnceton.edu Abstract- Several
More informationInverse Halftoning Method Using Pattern Substitution Based Data Hiding Scheme
Proceedngs of the World Congress on Engneerng 2011 Vol II, July 6-8, 2011, London, U.K. Inverse Halftonng Method Usng Pattern Substtuton Based Data Hdng Scheme Me-Y Wu, Ja-Hong Lee and Hong-Je Wu Abstract
More informationResearch on Controller of Micro-hydro Power System Nan XIE 1,a, Dezhi QI 2,b,Weimin CHEN 2,c, Wei WANG 2,d
Advanced Materals Research Submtted: 2014-05-13 ISSN: 1662-8985, Vols. 986-987, pp 1121-1124 Accepted: 2014-05-19 do:10.4028/www.scentfc.net/amr.986-987.1121 Onlne: 2014-07-18 2014 Trans Tech Publcatons,
More informationSecure Power Scheduling Auction for Smart Grids Using Homomorphic Encryption
Secure Power Schedulng Aucton for Smart Grds Usng Homomorphc Encrypton Haya Shajaah, Student Member, IEEE, Ahmed Abdelhad, Senor Member, IEEE, and Charles Clancy, Senor Member, IEEE Abstract In ths paper,
More informationError Probability of RS Code Over Wireless Channel
Internatonal Journal of Electroncs Engneerng, 3 (), 11, pp. 99 33 Serals Publcatons, ISS : 973-7383 Error Probablty of RS Code Over Wreless Channel Mohammad Aftab Alam Khan 1 & Mehwash Farooq 1 1 Department
More informationFast Algorithm of A 64-bit Decimal Logarithmic Converter
JOURNAL OF OMPUTERS, VOL. 5, NO. 12, DEEMBER 20 1847 Fast Algorthm of A 64-bt Decmal Logarthmc onverter Ramn Tajallpour, Md. Ashraful Islam, and Khan A. Wahd Dept. of Electrcal and omputer Engneerng, Unversty
More informationRational Secret Sharing without Broadcast
Ratonal Secret Sharng wthout Broadcast Amjed Shareef, Department of Computer Scence and Engneerng, Indan Insttute of Technology Madras, Chenna, Inda. Emal: amjedshareef@gmal.com Abstract We use the concept
More information[Type text] [Type text] [Type text] Wenjing Yuan Luxun Art Academy of Yan an University Xi an, , (CHINA)
[Type text] [Type text] [Type text] ISSN : 0974-7435 Volume 10 Issue 19 BoTechnology 2014 An Indan Journal FULL PAPER BTAIJ, 10(19, 2014 [10873-10877] Computer smulaton analyss on pano tmbre ABSTRACT Wenjng
More informationPOLYTECHNIC UNIVERSITY Electrical Engineering Department. EE SOPHOMORE LABORATORY Experiment 1 Laboratory Energy Sources
POLYTECHNIC UNIERSITY Electrcal Engneerng Department EE SOPHOMORE LABORATORY Experment 1 Laboratory Energy Sources Modfed for Physcs 18, Brooklyn College I. Oerew of the Experment Ths experment has three
More informationMASTER TIMING AND TOF MODULE-
MASTER TMNG AND TOF MODULE- G. Mazaher Stanford Lnear Accelerator Center, Stanford Unversty, Stanford, CA 9409 USA SLAC-PUB-66 November 99 (/E) Abstract n conjuncton wth the development of a Beam Sze Montor
More informationA Spreading Sequence Allocation Procedure for MC-CDMA Transmission Systems
A Spreadng Sequence Allocaton Procedure for MC-CDMA Transmsson Systems Davd Motter, Damen Castelan Mtsubsh Electrc ITE 80, Avenue des Buttes de Coësmes, 35700 Rennes FRAE e-mal: {motter,castelan}@tcl.te.mee.com
More informationMODEL ORDER REDUCTION AND CONTROLLER DESIGN OF DISCRETE SYSTEM EMPLOYING REAL CODED GENETIC ALGORITHM J. S. Yadav, N. P. Patidar, J.
ABSTRACT Research Artcle MODEL ORDER REDUCTION AND CONTROLLER DESIGN OF DISCRETE SYSTEM EMPLOYING REAL CODED GENETIC ALGORITHM J. S. Yadav, N. P. Patdar, J. Sngha Address for Correspondence Maulana Azad
More informationSpace Time Equalization-space time codes System Model for STCM
Space Tme Eualzaton-space tme codes System Model for STCM The system under consderaton conssts of ST encoder, fadng channel model wth AWGN, two transmt antennas, one receve antenna, Vterb eualzer wth deal
More information