Design and Implementation of DDFS Based on Quasi-linear Interpolation Algorithm
|
|
- Matilda Gardner
- 5 years ago
- Views:
Transcription
1 Desgn and Implementaton of DDFS Based on Quas-lnear Interpolaton Algorthm We Wang a, Yuanyuan Xu b and Hao Yang c College of Electroncs Engneerng, Chongqng Unversty of Posts and Telecommuncatons, Chongqng , Chna. Abstract a @qq.com, b @qq.com, c @qq.com In ths paper, a quas-lnear nterpolaton algorthm whch can be appled on DDFS s proposed. And the hardware desgn s acheved on FPGA. The core block of DDFS s the phase-to-sne mapper (PSM). The advantages and dsadvantages of the dfferent PSM algorthms s dscussed. The pece-wse fttng algorthm for sne wave curve utlzng lnear functons and parabolc functons, whch mprovng algorthm precson and decreasng the algorthm complexty effetely. The algorthm s useful to mprove the speed of the hardware. The fttng result s analyzed wth MATLAB. Accordng to the crcut performance requrements, the polynomal coeffcents are got. The Altera's Cyclone II devce s used for mplementaton. The expermental results show that: the frequency resoluton of DDFS s as hgh as 7.45e-7Hz, and the spectral purty s hgh, ts SFDR value s -94dBc. Keywords Drect Dgtal Frequency Syntheszer(DDFS); Quas-lnear nterpolaton algorthm; FPGA. 1. Introducton Dgtal Drect Frequency Synthess (DDFS) technology was proposed by J. Trency [1] n 1971 and s a new dgtal frequency synthess method [] based on phase concept. Drect smulaton frequency synthess and phase-lock lnk frequency synthess (PLL [3]), are also the key technologes to realze all-dgtal equpment []. Compared wth tradtonal frequency synthess technques, DDFS has the advantages of short swtchng frequency, hgh frequency resoluton, and contnuous phase varaton [4], makng DDFS wdely used n radar, software defned rado (SDR), communcatons, bology Medcal testng equpment and other felds [4]. Snce DDFS technology was put forward, domestc and foregn scholars have been perfectng DDFS theory contnuously, and ntroduced varous algorthms, whch are manly dvded nto four types: angle decomposton algorthm [6], sne ampltude compresson algorthm [6][7], angle rotaton algorthm [8], polynomal approxmaton algorthm [1]. Angle decomposton algorthm [6] s based on trgonometrc approxmaton formula trgonometrc functon expanson, and then dfferent sectons of the ROM correspondng to dfferent look-up table [1]. Ths method s ntutve but s lmted by the trgonometrc denttes and approxmaton formulas and s dffcult to angle decompose. Sne Ampltude Compresson Algorthm [1] [6] [7] reduces ROM memory by storng an error functon n the ROM look-up table. The method s smple n structure but requres the ntroducton of a ROM look-up table for storng error correcton functons. The above two methods are all based on the DDFS of the ROM look-up table. However, as the word length of the DDFS phase accumulator ncreases, the sze of the ROM look-up table can be very large. The crcut desgn has the dsadvantages of hgh power consumpton, slow speed and dffculty n mplementaton. Therefore, n recent years, the desgn of DDFS has focused on reducng the ROM look-up table sze and even replacng the ROM look-up table. So there are angle rotaton algorthm and polynomal approxmaton algorthm. 10
2 Angle rotaton algorthm [8] s manly based on CORDIC algorthm [1], ths method can fundamentally reduce the ROM look-up table capacty or even replace the ROM look-up table, but the delay, the system operatng frequency s low, the output waveform Small bandwdth [9]. In order to overcome the shortcomngs of the above three methods, the polynomal approxmaton algorthm s proposed [4], that s, from the phase pont of vew, through the pece-wse polynomal calculaton, the synthess of the requred frequency sne wave. The method acheves hgh purty of DDFS spectrum, low power consumpton and hgh samplng precson. It can be dvded nto three categores: frst-order polynomal approxmaton algorthm [4] [5], second-order polynomal approxmaton algorthm [] and hgher-order polynomal approxmaton algorthm. Ths paper ntends to use a new class of lnear polynomal algorthm to reduce the complexty of the algorthm, whle ensurng hgh accuracy. And the algorthm on the FPGA hardware desgn. The frst secton of ths artcle analyzes the workng prncple of DDFS and the lmtatons of tradtonal algorthms. The second secton analyzes the lnear nterpolaton algorthm. The thrd secton dscusses the FPGA desgn of the algorthm. Concluded the concluson.. DDFS structure and workng prncple A complete DDFS system conssts of phase-accumulator (PAC), phase-to-sne mapper (PSM), dgtal to analog converter (DAC) and low The pass flter (LPF) four parts consttute [1] [] [4] [5], the output s a sne wave. The block dagram shown n Fg. 1, the nput and output sgnals are defned n Table 1 below. The proposed DDFS part clk reset scan_enable L Phase accumulator (PAC) W W- Phase-tosne mapper (PSM) D dataout vald_out DAC LPF Fg. 1 DDFS block dagram Table 1 Defnton of nput, output sgnal Sgnal Defnton Frequency control word, whch s the cumulatve PAC step clk System clock reset System reset sgnal scan_enable Enable sgnal, the system to work properly when set 1 dataout Output dgtal sne wave sequence vald_out Output vald flag Under the control of the L-bt frequency control word () and the reference clock (clk), the PAC generates a L-bt dgtal lnear phase sequence and then undergoes sne-wave phase-ampltude converson through the PSM to generate a dscrete sequence of snusodal wave forms. It s then converted to an analog waveform by a dgtal-to-analog converter (DAC) and fnally smoothed by a low-pass flter (LPF). Ths s the basc workng prncple of DDFS. 3. Quas-lnear nterpolaton algorthm Because the sne wave symmetry for the deal sne curve, n the range [ 0, ], the closer to 0 closer to a straght lne. Curves throughout the range can be ftted pece-wse by lnear functons and polynomals. Through the analyss, t s found that n the range [ 0, ], the boundary between the lnear and parabolc polynomal segments s 3 4 [], that s, n the range [ 0, 8] of lnear segment, the 11
3 segment s ftted by the lnear equaton y a x c whle the range [ 8, ] s ftted by the parabola equaton y a x b x c, as shown n Fg.. The advantage of ths method s that the computatonal complexty s lower than that of pure parabolc nterpolaton, and the accuracy of the approxmate precson s hgher than the lnear nterpolaton [4]. The core of the pece-wse lnear nterpolaton s the determnaton of the polynomal nterpolaton method, whch determnes the error of fttng the sne wave wth respect to the standard sne wave and thus affects the spectral purty of the output [5]. Algorthm research should take nto account the complexty of the calculaton and spectral purty. The basc nterpolaton method ncludes lnear nterpolaton method, parabola nterpolaton method and lnear nterpolaton method []. There are two knds of segmentaton methods: unform and non-unform [4] [5]. Lnear nterpolaton method Parabolc nterpolaton method Fg. Quas-lnear nterpolaton Fg.3 Lnear nterpolaton error curve of 16 average segments Accordng to the lterature [4], we can see that the snusodal wave wth good spectral purty can be obtaned when the 16 segments are evenly dvded by pece-wse lnear nterpolaton, whch s about 90dBc. As a reference, wth MATLAB fttng, we can fnalze the DDFS desgn of ths cuttng method. We know that under dfferent splttng condtons, the error between the ftted sne wave and the deal sne wave s dfferent, and the sze of the error value determnes the spectral purty of the output sne wave. It can be seen from Fgure 3, there s a certan error between the ftted sne wave and the standard sne wave. In order to determne our segmentaton method, we frst ft the sne wave by dvdng the 16 segments n the lterature [4], and get the curve of the error under ths segmentaton method, as shown n Fg.3. As can be seen from Fg. 3, when usng the lnear nterpolaton method to dvde the sne wave nto a 16-hour average, the maxmum error between the ftted waveform and the deal sne wave s 4 approxmately Takng ths value as a reference, the lnear nterpolaton method s used to ft the sne wave. After MATLAB fttng, the fnal determnaton of ths DDFS desgn cuttng method. That s dvded nto 4 sectons n the secton [ 0, 8], usng lnear nterpolaton method, the nterval s 3 ; [ 8, ] secton s dvded nto 4 sectons, usng parabolc nterpolaton method, the nterval s 3 3. As shown n Fg. 4: Lnear nterpolaton method(m1=4) Parabolc nterpolaton method(m=4) Fg. 4 Ths proposed quas-lnear nterpolaton Fg. 5 The proposed nterpolaton error curve 1
4 Regster 1's Complementer 's Complementer In other words, usng quas-lnear nterpolaton method, we can cut the 8 segments can be compared to the lnear nterpolaton method to cut 16 segments s also close to the deal sne wave waveform. And based on the above nterpolaton sne wave and deal sne wave error curve shown n Fg. 5. It can be seen from Fg. 5 that the maxmum error s, and that the error between the ftted sne wave and the deal sne wave usng the above lnear nterpolaton method s much smaller. Table shows the approxmate polynomal coeffcents of each segment. Table Approxmatons of polynomal coeffcents n each sub-secton Coeffcents a b c Desgn of DDFS Crcut Based on Lnear Interpolaton Method In a DDFS system, DACs and LPFs are mplemented by exstng devces, and the PAC and PSM sectons are desgned n ths paper. PAC s the most basc part of DDFS and conssts of an L-bt adder and an L-bt regster cascaded. Under the acton of the clock clk, the s added n steps, generatng a full-scale overflow [4]. PSM s the core part of DDFS. The tradtonal PSM module uses ROM look-up table to realze the sne ampltude correspondng to the phase of snusodal waveform stored n ROM. Under clock control, the phase sequence of PAC output s addressed to obtan the correspondng ampltude Value Sequence [9]. However, the capacty of ROM ncreases exponentally wth the ncrease of PAC bt wdth [7]. Integratng such a large capacty ROM on a DDFS chp can ncrease the power consumpton of the chp, ncrease the chp area, and slow down the operaton speed [ 9]. Ths paper does not use ROM DDFS structure lnear nterpolaton algorthm [5], nstead of ROM memory-based look-up table, the phase of the sne wave ampltude converson, n order to acheve the need to reduce hardware costs [5]. Accordng to the symmetry of the sne wave, the frst quadrant waveform can be nverted symmetrcally to obtan a complete sne wave. Therefore, two complementers are used n the crcut to acheve waveform symmetry nverson. In ths desgn, wth the most sgnfcant bt (MSB1) and second most sgnfcant bt (MSB) as the symmetrcal flp control bt. Therefore, ths part of the desgn of the DDFS block dagram shown n Fg. 6. Phase-to-sne ampltude converter for sne phase-ampltude converson module. Phase accumulator(pac) Phase-to-sne mapper(psm) L W W- Phase-tosne ampltude converter MSB MSB1 Fg. 6 The proposed DDFS block dagram 13
5 In the desgn of DDFS, the phase truncaton technque s usually used. That s, the hgh W bt of the PAC output s taken as the nput of the PSM, whch can greatly reduce the computatonal complexty of the PSM part and have lttle effect on the spectral purty of the output sne wave, That s, n Fg. 6, L> W. In the crcut structure part of the phase-to-sne ampltude converter, accordng to the dscusson of the algorthm above, there s a multplcaton and square operaton n the desgn, and the multplcaton of the multpler can slow the speed of the crcut, So we consder usng shfters and adders nstead of very large multplers. When the equaton y a x b x c of the crcut s mplemented, takng nto account the form rewrtten nto y a ( x b c can reduce the multplcaton, we wll make the above coeffcents changed accordngly. At the same tme, the frst 3 ~ 5 hgh MSB3, MSB4, MSB5 used to control the tmng of the operaton. Therefore, the desgn PSM part of the crcut structure shown n Fg. 7: Phase-to-sne mapper (PSM) MSB3, MSB4, MSB5 MSB1 ) MSB b1 b b8 <<a1-1 <<a-1 <<a7-1 MUX <<a8-1 W- 1's Complementer MUX1 Regster <<a1-4 <<a-4 <<a7-4 <<a8-4 <<a1-5 <<a-5 <<a7-5 <<a8-5 MUX5 MUX6 's Complementer dataout D Squarer <<a1-8 <<a-8 <<a7-8 MUX9 <<a8-8 c1 5. FPGA mplementaton MSB3, MSB4, MSB5 c c7 c8 Fg. 7 PSM crcut structure FPGA s a good choce for hgh-speed, hgh-performance dgtal devces. Ths artcle uses FPGA to desgn DDFS. In ths desgn, the nput s L = 3 bts, the output bt D = 18 bts. Therefore, the PAC bt wdth s 3 bts, whch uses a 3-bt regster, 3-bt adder. DAC s a ready-made resource on the FPGA development board. 5.1 DDFS FPGA mplementaton Wrte the correspondng Verlog code accordng to the desgned crcut structure and then download t to the FPGA board to run. The PFGA development board model used s Altera Corporaton Cyclone II EPC35F67C6. After power-on reset, connect the output termnal to the osclloscope to observe the expermental envronment and The result s shown n Fg. 8. From the osclloscope, we can see the full sne wave output. Fg. 8 DDFS FPGA mplementaton MUX dBc Mag (db) SFDR Fg. 9 SFDR frequency (MHz) 14
6 5. DDFS performance parameters 5..1 Frequency resoluton Δf0 f0 (1) In (1), f c s the system clock sgnal frequency, FPGA board crystal 50M, so f c = 50M, N s the phase accumulator word length, the desgn of N = 3, the above formula avalable, the desgn of the DDFS frequency The resoluton Δf o s 7.45e-7Hz. 5.. Output sne wave frequency f0 f0 f N c () It can be seen from the above formula, the output frequency and frequency control word s proportonal. The maxmum output frequency s lmted by the Nyqust samplng rate, so f0(max) 1/ f c Spurous-free dynamc range (SFDR) The SFDR after the truncaton of the DDFS phase s gven by the followng equaton[10]: ( 1) sn N SFDR 0log ( ) dbc (3) 10 sn( ) N In equaton (3), W s the phase accumulator output phase truncated word length, the desgn, W = 0, whch can be calculated, SFDR = 10dBc However, due to the nonlnear DAC and other factors, makng SFDR value s generally less than the theoretcal value, the sne wave spectrum analyss by FFT transform, SFDR and frequency curve can be obtaned, shown n Fg. 9, the analyss shows that ths desgn SFDR value up to -94dBc. 6. Concluson In ths paper, the polynomal nterpolaton of the phase-to-ampltude converson module (PAC) n DDFS s analyzed, and the lnear nterpolaton algorthm and the method of segment-specfc segmentaton are proposed. The FGGA s mplemented on Altera's Cyclone II devce. Based on ths algorthm, DDFS acheves better performance n terms of frequency resoluton, SFDR, workng frequency and so on. In partcular, the frequency resoluton Δfo reaches 7.45e-7Hz and the SFDR value reaches -94dBc, thus achevng hgh precson, Hgh spectral purty sne wave output. In addton, f an LPF s connected to the DAC and the sne waveform s smoothed out, the spectral purty can be further mproved. References [1] J M P Langlos, D Al-Khall. Phase to snusod ampltude converson technques for drect dgtal frequency synthess, IEE Proceedngs - Crcuts, Devces and Systems, vol. 151 (005) No. 6, p [] A Ashraf, R Adham, A Mlenkovc. A drect dgtal frequency syntheszer based on the quas-lnear nterpolaton method, IEEE Transactons on Crcuts and Systems I Regular Papers, vol. 57 (005) No. 4, p [3] J Goncalves, J. R. Fernendes, M. M. Slva: A reconfgurable quadrature oscllator based on a drect dgtal synthess system, Desgn of Crcuts and Integrated Systems (Barcelona, Span, 006), p f c N W 15
7 [4] D D Caro, N Petra, A G M Strollo. Drect dgtal frequency syntheszer usng nonunform pecewse-lnear approxmaton, IEEE Transactons on Crcuts and Systems I Regular Papers, vol. 58 (011) No. 10, p [5] Huang J M, Lee C C, Wang C C: A ROM-less drect dgtal frequency syntheszer based on 16-segment parabolc polynomal nterpolaton, IEEE Internatonal Conference on Electroncs, Crcuts and Systems (St. Julen's, Malta, 008), p [6] M Genovese, E Napol, D D Caro, et al. Analyss and comparson of Drect Dgtal Frequency Syntheszers mplemented on FPGA, Integraton the Vls Journal, vol. 47 (013) No., p [7] S S Jeng, H C Ln, C H Ln. A novel ROM compresson archtecture for DDFS utlzng the parabolc approxmaton of equ-secton dvson, IEEE Transactons on Ultrasoncs Ferroelectrcs & Frequency Control, vol. 59 (01) No. 1, p [8] K S Asok, K P Sahoo: Dgtal hardware optmzaton for 1.5-GHz hgh-speed DDFS, IEEE Internatonal Conference on Electroncs, Crcuts and Systems (Marselle, France, 014), p [9] I Hata, I Chakrabart: Advanced Computng (Sprnger, Germany, 011), p [10] Curtcapean, Nttylaht. Exact analyss of spurous sgnals n drect dgtal frequency syntheszers due to phase truncaton, Electroncs Letters, vol. 39 (003) No. 6, p
High Speed, Low Power And Area Efficient Carry-Select Adder
Internatonal Journal of Scence, Engneerng and Technology Research (IJSETR), Volume 5, Issue 3, March 2016 Hgh Speed, Low Power And Area Effcent Carry-Select Adder Nelant Harsh M.tech.VLSI Desgn Electroncs
More informationWalsh Function Based Synthesis Method of PWM Pattern for Full-Bridge Inverter
Walsh Functon Based Synthess Method of PWM Pattern for Full-Brdge Inverter Sej Kondo and Krt Choesa Nagaoka Unversty of Technology 63-, Kamtomoka-cho, Nagaoka 9-, JAPAN Fax: +8-58-7-95, Phone: +8-58-7-957
More informationFPGA Implementation of Ultrasonic S-Scan Coordinate Conversion Based on Radix-4 CORDIC Algorithm
IACSIT Internatonal Journal of Engneerng and Technology, Vol. 7, No. 3, June 25 FPGA Implementaton of Ultrasonc S-Scan Coordnate Converson Based on Radx-4 CORDIC Algorthm Ruobo Ln, Guxong Lu, and Wenmng
More informationImplementation of Fan6982 Single Phase Apfc with Analog Controller
Internatonal Journal of Research n Engneerng and Scence (IJRES) ISSN (Onlne): 2320-9364, ISSN (Prnt): 2320-9356 Volume 5 Issue 7 ǁ July. 2017 ǁ PP. 01-05 Implementaton of Fan6982 Sngle Phase Apfc wth Analog
More informationTo: Professor Avitabile Date: February 4, 2003 From: Mechanical Student Subject: Experiment #1 Numerical Methods Using Excel
To: Professor Avtable Date: February 4, 3 From: Mechancal Student Subject:.3 Experment # Numercal Methods Usng Excel Introducton Mcrosoft Excel s a spreadsheet program that can be used for data analyss,
More informationNATIONAL RADIO ASTRONOMY OBSERVATORY Green Bank, West Virginia SPECTRAL PROCESSOR MEMO NO. 25. MEMORANDUM February 13, 1985
NATONAL RADO ASTRONOMY OBSERVATORY Green Bank, West Vrgna SPECTRAL PROCESSOR MEMO NO. 25 MEMORANDUM February 13, 1985 To: Spectral Processor Group From: R. Fsher Subj: Some Experments wth an nteger FFT
More informationUncertainty in measurements of power and energy on power networks
Uncertanty n measurements of power and energy on power networks E. Manov, N. Kolev Department of Measurement and Instrumentaton, Techncal Unversty Sofa, bul. Klment Ohrdsk No8, bl., 000 Sofa, Bulgara Tel./fax:
More informationA High-Sensitivity Oversampling Digital Signal Detection Technique for CMOS Image Sensors Using Non-destructive Intermediate High-Speed Readout Mode
A Hgh-Senstvty Oversamplng Dgtal Sgnal Detecton Technque for CMOS Image Sensors Usng Non-destructve Intermedate Hgh-Speed Readout Mode Shoj Kawahto*, Nobuhro Kawa** and Yoshak Tadokoro** *Research Insttute
More informationFigure.1. Basic model of an impedance source converter JCHPS Special Issue 12: August Page 13
A Hgh Gan DC - DC Converter wth Soft Swtchng and Power actor Correcton for Renewable Energy Applcaton T. Selvakumaran* and. Svachdambaranathan Department of EEE, Sathyabama Unversty, Chenna, Inda. *Correspondng
More informationA Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Oscillator
A Low Power Dgtal Phase Locked Loop Wth ROM-Free Numercally Controlled Oscllator M. Saber mohsaber@tsubak.csce.kyushu-u.ac.jp Department o Inormatcs Kyushu Unersty 744 Motooka, Nsh-ku, Fukuoka-sh,89-395,Japan
More informationEfficient Large Integers Arithmetic by Adopting Squaring and Complement Recoding Techniques
The th Worshop on Combnatoral Mathematcs and Computaton Theory Effcent Large Integers Arthmetc by Adoptng Squarng and Complement Recodng Technques Cha-Long Wu*, Der-Chyuan Lou, and Te-Jen Chang *Department
More informationSTUDY OF MATRIX CONVERTER BASED UNIFIED POWER FLOW CONTROLLER APPLIED PI-D CONTROLLER
Journal of Engneerng Scence and Technology Specal Issue on Appled Engneerng and Scences, October (214) 3-38 School of Engneerng, Taylor s Unversty STUDY OF MATRIX CONVERTER BASED UNIFIED POWER FLOW CONTROLLER
More informationHarmonic Balance of Nonlinear RF Circuits
MICROWAE AND RF DESIGN Harmonc Balance of Nonlnear RF Crcuts Presented by Mchael Steer Readng: Chapter 19, Secton 19. Index: HB Based on materal n Mcrowave and RF Desgn: A Systems Approach, nd Edton, by
More informationResearch of Dispatching Method in Elevator Group Control System Based on Fuzzy Neural Network. Yufeng Dai a, Yun Du b
2nd Internatonal Conference on Computer Engneerng, Informaton Scence & Applcaton Technology (ICCIA 207) Research of Dspatchng Method n Elevator Group Control System Based on Fuzzy Neural Network Yufeng
More informationChaotic Filter Bank for Computer Cryptography
Chaotc Flter Bank for Computer Cryptography Bngo Wng-uen Lng Telephone: 44 () 784894 Fax: 44 () 784893 Emal: HTwng-kuen.lng@kcl.ac.ukTH Department of Electronc Engneerng, Dvson of Engneerng, ng s College
More informationPRACTICAL, COMPUTATION EFFICIENT HIGH-ORDER NEURAL NETWORK FOR ROTATION AND SHIFT INVARIANT PATTERN RECOGNITION. Evgeny Artyomov and Orly Yadid-Pecht
68 Internatonal Journal "Informaton Theores & Applcatons" Vol.11 PRACTICAL, COMPUTATION EFFICIENT HIGH-ORDER NEURAL NETWORK FOR ROTATION AND SHIFT INVARIANT PATTERN RECOGNITION Evgeny Artyomov and Orly
More informationControl of Chaos in Positive Output Luo Converter by means of Time Delay Feedback
Control of Chaos n Postve Output Luo Converter by means of Tme Delay Feedback Nagulapat nkran.ped@gmal.com Abstract Faster development n Dc to Dc converter technques are undergong very drastc changes due
More informationResearch on Peak-detection Algorithm for High-precision Demodulation System of Fiber Bragg Grating
, pp. 337-344 http://dx.do.org/10.1457/jht.014.7.6.9 Research on Peak-detecton Algorthm for Hgh-precson Demodulaton System of Fber ragg Gratng Peng Wang 1, *, Xu Han 1, Smn Guan 1, Hong Zhao and Mngle
More informationantenna antenna (4.139)
.6.6 The Lmts of Usable Input Levels for LNAs The sgnal voltage level delvered to the nput of an LNA from the antenna may vary n a very wde nterval, from very weak sgnals comparable to the nose level,
More informationHigh Speed ADC Sampling Transients
Hgh Speed ADC Samplng Transents Doug Stuetzle Hgh speed analog to dgtal converters (ADCs) are, at the analog sgnal nterface, track and hold devces. As such, they nclude samplng capactors and samplng swtches.
More informationSection 5. Signal Conditioning and Data Analysis
Secton 5 Sgnal Condtonng and Data Analyss 6/27/2017 Engneerng Measurements 5 1 Common Input Sgnals 6/27/2017 Engneerng Measurements 5 2 1 Analog vs. Dgtal Sgnals 6/27/2017 Engneerng Measurements 5 3 Current
More informationA Current Differential Line Protection Using a Synchronous Reference Frame Approach
A Current Dfferental Lne rotecton Usng a Synchronous Reference Frame Approach L. Sousa Martns *, Carlos Fortunato *, and V.Fernão res * * Escola Sup. Tecnologa Setúbal / Inst. oltécnco Setúbal, Setúbal,
More informationA New Type of Weighted DV-Hop Algorithm Based on Correction Factor in WSNs
Journal of Communcatons Vol. 9, No. 9, September 2014 A New Type of Weghted DV-Hop Algorthm Based on Correcton Factor n WSNs Yng Wang, Zhy Fang, and Ln Chen Department of Computer scence and technology,
More informationResearch on Controller of Micro-hydro Power System Nan XIE 1,a, Dezhi QI 2,b,Weimin CHEN 2,c, Wei WANG 2,d
Advanced Materals Research Submtted: 2014-05-13 ISSN: 1662-8985, Vols. 986-987, pp 1121-1124 Accepted: 2014-05-19 do:10.4028/www.scentfc.net/amr.986-987.1121 Onlne: 2014-07-18 2014 Trans Tech Publcatons,
More information@IJMTER-2015, All rights Reserved 383
SIL of a Safety Fuzzy Logc Controller 1oo usng Fault Tree Analyss (FAT and realablty Block agram (RB r.-ing Mohammed Bsss 1, Fatma Ezzahra Nadr, Prof. Amam Benassa 3 1,,3 Faculty of Scence and Technology,
More informationTECHNICAL NOTE TERMINATION FOR POINT- TO-POINT SYSTEMS TN TERMINATON FOR POINT-TO-POINT SYSTEMS. Zo = L C. ω - angular frequency = 2πf
TECHNICAL NOTE TERMINATION FOR POINT- TO-POINT SYSTEMS INTRODUCTION Because dgtal sgnal rates n computng systems are ncreasng at an astonshng rate, sgnal ntegrty ssues have become far more mportant to
More informationCalculation of the received voltage due to the radiation from multiple co-frequency sources
Rec. ITU-R SM.1271-0 1 RECOMMENDATION ITU-R SM.1271-0 * EFFICIENT SPECTRUM UTILIZATION USING PROBABILISTIC METHODS Rec. ITU-R SM.1271 (1997) The ITU Radocommuncaton Assembly, consderng a) that communcatons
More informationA study of turbo codes for multilevel modulations in Gaussian and mobile channels
A study of turbo codes for multlevel modulatons n Gaussan and moble channels Lamne Sylla and Paul Forter (sylla, forter)@gel.ulaval.ca Department of Electrcal and Computer Engneerng Laval Unversty, Ste-Foy,
More informationTHE GENERATION OF 400 MW RF PULSES AT X-BAND USING RESONANT DELAY LINES *
SLAC PUB 874 3/1999 THE GENERATION OF 4 MW RF PULSES AT X-BAND USING RESONANT DELAY LINES * Sam G. Tantaw, Arnold E. Vleks, and Rod J. Loewen Stanford Lnear Accelerator Center, Stanford Unversty P.O. Box
More informationIEE Electronics Letters, vol 34, no 17, August 1998, pp ESTIMATING STARTING POINT OF CONDUCTION OF CMOS GATES
IEE Electroncs Letters, vol 34, no 17, August 1998, pp. 1622-1624. ESTIMATING STARTING POINT OF CONDUCTION OF CMOS GATES A. Chatzgeorgou, S. Nkolads 1 and I. Tsoukalas Computer Scence Department, 1 Department
More informationA High-Speed Multiplication Algorithm Using Modified Partial Product Reduction Tree
World Academy of Scence, Engneerng and Technology Internatonal Journal of Electrcal and Computer Engneerng Vol:4, No:, 200 A Hgh-Speed Multplcaton Algorthm Usng Modfed Partal Product educton Tree P Asadee
More informationMASTER TIMING AND TOF MODULE-
MASTER TMNG AND TOF MODULE- G. Mazaher Stanford Lnear Accelerator Center, Stanford Unversty, Stanford, CA 9409 USA SLAC-PUB-66 November 99 (/E) Abstract n conjuncton wth the development of a Beam Sze Montor
More informationFFT Spectrum Analyzer
THE ANNUAL SYMPOSIUM OF THE INSTITUTE OF SOLID MECHANICS SISOM 22 BUCHAREST May 16-17 ----------------------------------------------------------------------------------------------------------------------------------------
More informationDesign of Practical FIR Filter Using Modified Radix-4 Booth Algorithm
Desgn of Practcal FIR Flter Usng Modfed Radx-4 Booth Algorthm E Srnvasarao M.Tech Scholar, Department of ECE, AITAM. V. Lokesh Raju Assocate Professor, Department of ECE, AITAM. L Rambabu Assstant Professor,
More informationPassive Filters. References: Barbow (pp ), Hayes & Horowitz (pp 32-60), Rizzoni (Chap. 6)
Passve Flters eferences: Barbow (pp 6575), Hayes & Horowtz (pp 360), zzon (Chap. 6) Frequencyselectve or flter crcuts pass to the output only those nput sgnals that are n a desred range of frequences (called
More informationTime-frequency Analysis Based State Diagnosis of Transformers Windings under the Short-Circuit Shock
Tme-frequency Analyss Based State Dagnoss of Transformers Wndngs under the Short-Crcut Shock YUYING SHAO, ZHUSHI RAO School of Mechancal Engneerng ZHIJIAN JIN Hgh Voltage Lab Shangha Jao Tong Unversty
More informationAN ALL DIGITAL QAM MODULATOR WITH RADIO FREQUENCY OUTPUT
AN ALL DIGITAL QAM MODULATOR WITH RADIO FREQUENCY OUTPUT Zhuan Ye (Motorola Labs, 131 E. Algonqun Rd., Schaumburg, IL 6196 zhuan.ye@motorola.com); John Grosspetsch (Motorola Labs, Schaumburg, IL 6196 john.grosspetsch@motorola.com)
More informationRejection of PSK Interference in DS-SS/PSK System Using Adaptive Transversal Filter with Conditional Response Recalculation
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol., No., November 23, 3-9 Rejecton of PSK Interference n DS-SS/PSK System Usng Adaptve Transversal Flter wth Condtonal Response Recalculaton Zorca Nkolć, Bojan
More informationPERFORMANCE EVALUATION OF BOOTH AND WALLACE MULTIPLIER USING FIR FILTER. Chirala Engineering College, Chirala.
PERFORMANCE EVALUATION OF BOOTH AND WALLACE MULTIPLIER USING FIR FILTER 1 H. RAGHUNATHA RAO, T. ASHOK KUMAR & 3 N.SURESH BABU 1,&3 Department of Electroncs and Communcaton Engneerng, Chrala Engneerng College,
More informationHIGH PERFORMANCE ADDER USING VARIABLE THRESHOLD MOSFET IN 45NM TECHNOLOGY
Internatonal Journal of Electrcal, Electroncs and Computer Systems, (IJEECS) HIGH PERFORMANCE ADDER USING VARIABLE THRESHOLD MOSFET IN 45NM TECHNOLOGY 1 Supryo Srman, 2 Dptendu Ku. Kundu, 3 Saradndu Panda,
More informationComparison of Reference Compensating Current Estimation Techniques for Shunt Active Filter
Comparson of Reference Compensatng Current Estmaton Technques for Shunt Acte Flter R.SHANMUGHA SUNDARAM K.J.POORNASEVAN N.DEVARAJAN Department of Electrcal & Electroncs Engneerng Goernment College of Technology
More informationMTBF PREDICTION REPORT
MTBF PREDICTION REPORT PRODUCT NAME: BLE112-A-V2 Issued date: 01-23-2015 Rev:1.0 Copyrght@2015 Bluegga Technologes. All rghts reserved. 1 MTBF PREDICTION REPORT... 1 PRODUCT NAME: BLE112-A-V2... 1 1.0
More informationPOLYTECHNIC UNIVERSITY Electrical Engineering Department. EE SOPHOMORE LABORATORY Experiment 1 Laboratory Energy Sources
POLYTECHNIC UNIERSITY Electrcal Engneerng Department EE SOPHOMORE LABORATORY Experment 1 Laboratory Energy Sources Modfed for Physcs 18, Brooklyn College I. Oerew of the Experment Ths experment has three
More informationLow Switching Frequency Active Harmonic Elimination in Multilevel Converters with Unequal DC Voltages
Low Swtchng Frequency Actve Harmonc Elmnaton n Multlevel Converters wth Unequal DC Voltages Zhong Du,, Leon M. Tolbert, John N. Chasson, Hu L The Unversty of Tennessee Electrcal and Computer Engneerng
More informationThe Performance Improvement of BASK System for Giga-Bit MODEM Using the Fuzzy System
Int. J. Communcatons, Network and System Scences, 10, 3, 1-5 do:10.36/jcns.10.358 Publshed Onlne May 10 (http://www.scrp.org/journal/jcns/) The Performance Improvement of BASK System for Gga-Bt MODEM Usng
More informationFigure 1. DC-DC Boost Converter
EE36L, Power Electroncs, DC-DC Boost Converter Verson Feb. 8, 9 Overvew Boost converters make t possble to effcently convert a DC voltage from a lower level to a hgher level. Theory of Operaton Relaton
More informationBlock-wise Extraction of Rent s Exponents for an Extensible Processor
Block-wse Extracton of Rent s Exponents for an Extensble Processor Tapan Ahonen, Tero Nurm, Jar Nurm, and Joun Isoaho Tampere Unversty of Technology, and Unversty of Turku, Fnland tapan.ahonen@tut.f, tnurm@utu.f,
More informationRC Filters TEP Related Topics Principle Equipment
RC Flters TEP Related Topcs Hgh-pass, low-pass, Wen-Robnson brdge, parallel-t flters, dfferentatng network, ntegratng network, step response, square wave, transfer functon. Prncple Resstor-Capactor (RC)
More informationANNUAL OF NAVIGATION 11/2006
ANNUAL OF NAVIGATION 11/2006 TOMASZ PRACZYK Naval Unversty of Gdyna A FEEDFORWARD LINEAR NEURAL NETWORK WITH HEBBA SELFORGANIZATION IN RADAR IMAGE COMPRESSION ABSTRACT The artcle presents the applcaton
More informationINSTANTANEOUS TORQUE CONTROL OF MICROSTEPPING BIPOLAR PWM DRIVE OF TWO-PHASE STEPPING MOTOR
The 5 th PSU-UNS Internatonal Conference on Engneerng and 537 Technology (ICET-211), Phuket, May 2-3, 211 Prnce of Songkla Unversty, Faculty of Engneerng Hat Ya, Songkhla, Thaland 9112 INSTANTANEOUS TORQUE
More informationFast Code Detection Using High Speed Time Delay Neural Networks
Fast Code Detecton Usng Hgh Speed Tme Delay Neural Networks Hazem M. El-Bakry 1 and Nkos Mastoraks 1 Faculty of Computer Scence & Informaton Systems, Mansoura Unversty, Egypt helbakry0@yahoo.com Department
More informationKeywords LTE, Uplink, Power Control, Fractional Power Control.
Volume 3, Issue 6, June 2013 ISSN: 2277 128X Internatonal Journal of Advanced Research n Computer Scence and Software Engneerng Research Paper Avalable onlne at: www.jarcsse.com Uplnk Power Control Schemes
More informationDevelopment of Algorithm, Architecture and FPGA Implementation of Demodulator for Processing Satellite Data Communication
IJCN Internatonal Journal of Computer cence and Network ecurty, VOL.9 No.7, July 9 37 Development of Algorthm, Archtecture and FPGA Implementaton of Demodulator for Processng atellte Data Communcaton K..
More informationComparative Analysis of Reuse 1 and 3 in Cellular Network Based On SIR Distribution and Rate
Comparatve Analyss of Reuse and 3 n ular Network Based On IR Dstrbuton and Rate Chandra Thapa M.Tech. II, DEC V College of Engneerng & Technology R.V.. Nagar, Chttoor-5727, A.P. Inda Emal: chandra2thapa@gmal.com
More informationCONCERNING THE NO LOAD HIGH VOLTAGE TRANSFORMERS DISCONNECTING
CONCERNING THE NO LOAD HIGH VOLTAGE TRANSFORMERS DISCONNEING Mara D Brojbou and Vrgna I Ivanov Faculty o Electrcal engneerng Unversty o Craova, 7 Decebal Blv, Craova, Romana E-mal: mbrojbou@elthucvro,
More informationShunt Active Filters (SAF)
EN-TH05-/004 Martt Tuomanen (9) Shunt Actve Flters (SAF) Operaton prncple of a Shunt Actve Flter. Non-lnear loads lke Varable Speed Drves, Unnterrupted Power Supples and all knd of rectfers draw a non-snusodal
More informationDIMENSIONAL SYNTHESIS FOR WIDE-BAND BAND- PASS FILTERS WITH QUARTER-WAVELENGTH RES- ONATORS
Progress In Electromagnetcs Research B, Vol. 17, 213 231, 29 DIMENSIONAL SYNTHESIS FOR WIDE-BAND BAND- PASS FILTERS WITH QUARTER-WAVELENGTH RES- ONATORS Q. Zhang and Y. Lu School of Electrcal and Electroncs
More informationThe Application of Interpolation Algorithms in OFDM Channel Estimation
The Applcaton of Interpolaton Algorthms n OFDM Estmaton Xjun ZHANG 1,, Zhantng YUAN 1, 1 School of Electrcal and Informaton Engneerng, Lanzhou Unversty of Technology, Lanzhou, Gansu 730050, Chna School
More informationA MODIFIED DIFFERENTIAL EVOLUTION ALGORITHM IN SPARSE LINEAR ANTENNA ARRAY SYNTHESIS
A MODIFIED DIFFERENTIAL EVOLUTION ALORITHM IN SPARSE LINEAR ANTENNA ARRAY SYNTHESIS Kaml Dmller Department of Electrcal-Electroncs Engneerng rne Amercan Unversty North Cyprus, Mersn TURKEY kdmller@gau.edu.tr
More informationLatency Insertion Method (LIM) for IR Drop Analysis in Power Grid
Abstract Latency Inserton Method (LIM) for IR Drop Analyss n Power Grd Dmtr Klokotov, and José Schutt-Ané Wth the steadly growng number of transstors on a chp, and constantly tghtenng voltage budgets,
More informationDevelopment of virtual instrument motor experiment teaching system based on LabVIEW
Avalable onlne www.jocpr.com Journal of Chemcal and Pharmaceutcal Research, 204, 6(5):36-368 Research Artcle ISSN : 0975-7384 CODEN(USA) : JCPRC5 Development of vrtual nstrument motor experment teachng
More information29. Network Functions for Circuits Containing Op Amps
9. Network Functons for Crcuts Contanng Op Amps Introducton Each of the crcuts n ths problem set contans at least one op amp. Also each crcut s represented by a gven network functon. These problems can
More informationHardware Design of Filter Bank-Based Narrowband/Wideband Interference Canceler for Overlaid TDMA/CDMA Systems
Hardware Desgn of Flter anased arrowband/deband Interference Canceler for Overlad TDMA/CDMA Systems Toyoau Ktano Kaunor Hayash Htosh Masutan and Shnsue Hara Graduate School of Engneerng Osaa Unversty YamadaOa
More informationCMOS Implementation of Lossy Integrator using Current Mirrors Rishu Jain 1, Manveen Singh Chadha 2 1, 2
Proceedngs of Natonal Conference on Recent Advances n Electroncs and Communcaton Engneerng CMOS Implementaton of Lossy Integrator usng Current Mrrors Rshu Jan, Manveen Sngh Chadha 2, 2 Department of Electroncs
More informationOptimization Frequency Design of Eddy Current Testing
Optmzaton Frequency Desgn of Eddy Current Testng NAONG MUNGKUNG 1, KOMKIT CHOMSUWAN 1, NAONG PIMPU 2 AND TOSHIFUMI YUJI 3 1 Department of Electrcal Technology Educaton Kng Mongkut s Unversty of Technology
More informationMicro-grid Inverter Parallel Droop Control Method for Improving Dynamic Properties and the Effect of Power Sharing
2015 AASRI Internatonal Conference on Industral Electroncs and Applcatons (IEA 2015) Mcro-grd Inverter Parallel Droop Control Method for Improvng Dynamc Propertes and the Effect of Power Sharng aohong
More informationPOWER constraints are a well-known challenge in advanced
A Smple Yet Effcent Accuracy Confgurable Adder Desgn Wenbn Xu, Student Member, IEEE, Sachn S. Sapatnekar, Fellow, IEEE, and Jang Hu, Fellow, IEEE Abstract Approxmate computng s a promsng approach for low
More informationIn-system Jitter Measurement Based on Blind Oversampling Data Recovery
RADIOENGINEERING, VOL. 1, NO. 1, APRIL 01 403 In-system Jtter Measurement Based on Blnd Oversamplng Data Recovery Mchal KUBÍČEK, Zdeněk KOLKA Dept. of Rado Electroncs, Brno Unversty of Technology, Purkyňova
More informationDesign of Shunt Active Filter for Harmonic Compensation in a 3 Phase 3 Wire Distribution Network
Internatonal Journal of Research n Electrcal & Electroncs Engneerng olume 1, Issue 1, July-September, 2013, pp. 85-92, IASTER 2013 www.aster.com, Onlne: 2347-5439, Prnt: 2348-0025 Desgn of Shunt Actve
More informationFast Algorithm of A 64-bit Decimal Logarithmic Converter
JOURNAL OF OMPUTERS, VOL. 5, NO. 12, DEEMBER 20 1847 Fast Algorthm of A 64-bt Decmal Logarthmc onverter Ramn Tajallpour, Md. Ashraful Islam, and Khan A. Wahd Dept. of Electrcal and omputer Engneerng, Unversty
More informationFigure 1. DC-DC Boost Converter
EE46, Power Electroncs, DC-DC Boost Converter Verson Oct. 3, 11 Overvew Boost converters make t possble to effcently convert a DC voltage from a lower level to a hgher level. Theory of Operaton Relaton
More informationApplication of Intelligent Voltage Control System to Korean Power Systems
Applcaton of Intellgent Voltage Control System to Korean Power Systems WonKun Yu a,1 and HeungJae Lee b, *,2 a Department of Power System, Seol Unversty, South Korea. b Department of Power System, Kwangwoon
More informationMultiple Error Correction Using Reduced Precision Redundancy Technique
Multple Error Correcton Usng Reduced Precson Redundancy Technque Chthra V 1, Nthka Bhas 2, Janeera D A 3 1,2,3 ECE Department, Dhanalakshm Srnvasan College of Engneerng,Combatore, Tamlnadu, Inda Abstract
More informationStudy on Shunt Active Power Filter with Improved Control Method Yaheng Ren1,a*, Xiaozhi Gao2,b, Runduo Wang3,c
Internatonal Conference on Advances n Energy and Envronmental Scence (ICAEES 015) Study on Shunt Actve Power Flter wth Improved Control Method Yaheng Ren1,a*, Xaozh Gao,b, Runduo Wang3,c 1 Insttute of
More informationDesign of an FPGA based TV-tuner test bench using MFIR structures
ANNUAL JOURNAL OF ELECTRONICS, 3, ISSN 34-78 Desgn of an FPGA based TV-tuner test bench usng MFIR structures Jean-Jacques Vandenbussche, Peter Lee and Joan Peuteman Abstract - The paper shows how Multplcatve
More informationControl of Venturini Method Based Matrix Converter in Input Voltage Variations
IMECS 9, March 8 -, 9, Hong Kong Control of Venturn Method Based Matrx Converter n Input Voltage Varatons Hulus Karaca, Ramazan Akkaya Abstract Matrx converter s a sngle-stage converter whch drectly connects
More informationA Shunt Active Power Filter with Enhanced Dynamic Performance using Dual-Repetitive Controller and Predictive Compensation
Internatonal Journal of Power Electroncs and Drve System (IJPEDS) Vol. 3, No. 2, June 2013, pp. 209~217 ISSN: 2088-8694 209 A Shunt Actve Power Flter wth Enhanced Dynamc Performance usng Dual-Repettve
More informationDigital Differential Protection of Power Transformer Using Matlab
Chapter 10 Dgtal Dfferental Protecton of Power Transformer Usng Matlab Adel Aktab and M. Azzur Rahman Addtonal nformaton s avalable at the end of the chapter http://dx.do.org/10.5772/48624 1. Introducton
More informationAC-DC CONVERTER FIRING ERROR DETECTION
BNL- 63319 UC-414 AGS/AD/96-3 INFORMAL AC-DC CONVERTER FIRING ERROR DETECTION O.L. Gould July 15, 1996 OF THIS DOCUMENT IS ALTERNATING GRADIENT SYNCHROTRON DEPARTMENT BROOKHAVEN NATIONAL LABORATORY ASSOCIATED
More informationTraffic balancing over licensed and unlicensed bands in heterogeneous networks
Correspondence letter Traffc balancng over lcensed and unlcensed bands n heterogeneous networks LI Zhen, CUI Qme, CUI Zhyan, ZHENG We Natonal Engneerng Laboratory for Moble Network Securty, Bejng Unversty
More informationA NSGA-II algorithm to solve a bi-objective optimization of the redundancy allocation problem for series-parallel systems
0 nd Internatonal Conference on Industral Technology and Management (ICITM 0) IPCSIT vol. 49 (0) (0) IACSIT Press, Sngapore DOI: 0.776/IPCSIT.0.V49.8 A NSGA-II algorthm to solve a b-obectve optmzaton of
More informationParameter Free Iterative Decoding Metrics for Non-Coherent Orthogonal Modulation
1 Parameter Free Iteratve Decodng Metrcs for Non-Coherent Orthogonal Modulaton Albert Gullén Fàbregas and Alex Grant Abstract We study decoder metrcs suted for teratve decodng of non-coherently detected
More informationITU-T O.172. Amendment 1 (06/2008)
Internatonal Telecommuncaton Unon ITU-T O.72 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU Amendment (6/8) SERIES O: SPECIFICATIONS OF MEASURING EQUIPMENT Equpment for the measurement of dgtal and analogue/dgtal
More informationPerformance Analysis of Multi User MIMO System with Block-Diagonalization Precoding Scheme
Performance Analyss of Mult User MIMO System wth Block-Dagonalzaton Precodng Scheme Yoon Hyun m and Jn Young m, wanwoon Unversty, Department of Electroncs Convergence Engneerng, Wolgye-Dong, Nowon-Gu,
More informationFPGA Implementation of Fuzzy Inference System for Embedded Applications
FPGA Implementaton of Fuzzy Inference System for Embedded Applcatons Dr. Kasm M. Al-Aubdy The Dean, Faculty of Engneerng, Phladelpha Unversty, P O Box 1, Jordan, 19392 E-mal: alaubdy@gmal.com Abstract:-
More informationFuzzy Logic Controlled Shunt Active Power Filter for Three-phase Four-wire Systems with Balanced and Unbalanced Loads
Fuzzy Logc ontrolled Shunt ctve Power Flter for Threephase Fourwre Systems wth alanced and Unbalanced Loads hmed. Helal, Nahla E. Zakzouk, and Yasser G. Desouky bstract Ths paper presents a fuzzy logc
More informationDESIGN OF OPTIMIZED FIXED-POINT WCDMA RECEIVER
DESIGN OF OPTIMIZED FIXED-POINT WCDMA RECEIVER Ha-Nam Nguyen, Danel Menard, and Olver Senteys IRISA/INRIA, Unversty of Rennes, rue de Kerampont F-3 Lannon Emal: hanguyen@rsa.fr ABSTRACT To satsfy energy
More informationDynamic Optimization. Assignment 1. Sasanka Nagavalli January 29, 2013 Robotics Institute Carnegie Mellon University
Dynamc Optmzaton Assgnment 1 Sasanka Nagavall snagaval@andrew.cmu.edu 16-745 January 29, 213 Robotcs Insttute Carnege Mellon Unversty Table of Contents 1. Problem and Approach... 1 2. Optmzaton wthout
More informationChapter 2 Two-Degree-of-Freedom PID Controllers Structures
Chapter 2 Two-Degree-of-Freedom PID Controllers Structures As n most of the exstng ndustral process control applcatons, the desred value of the controlled varable, or set-pont, normally remans constant
More informationPERFORMANCE COMPARISON OF THREE ALGORITHMS FOR TWO-CHANNEL SINEWAVE PARAMETER ESTIMATION: SEVEN PARAMETER SINE FIT, ELLIPSE FIT, SPECTRAL SINC FIT
XIX IMEKO World Congress Fundamental and ppled Metrology September 6, 009, Lsbon, Portugal PERFORMNCE COMPRISON OF THREE LGORITHMS FOR TWO-CHNNEL SINEWVE PRMETER ESTIMTION: SEVEN PRMETER SINE FIT, ELLIPSE
More informationIIR Filters Using Stochastic Arithmetic
IIR Flters Usng Stochastc Arthmetc Naman Saraf, Ka Bazargan, avd J Llja, and Marc Redel epartment of Electrcal and Computer Engneerng Unversty of Mnnesota, Twn Ctes Mnneapols, MN, USA {saraf012, ka, llja,
More informationClosed Loop Topology of Converter for Variable Speed PMSM Drive
Closed Loop Topology of Converter for Varable Speed PMSM Drve Devang B Parmar Assstant Professor Department of Electrcal Engneerng V.V.P Engneerng College,Rajkot, Gujarat, Inda Abstract- The dscontnuous
More informationA Mathematical Solution to Power Optimal Pipeline Design by Utilizing Soft Edge Flip-Flops
A Mathematcal Soluton to Power Optmal Ppelne Desgn by Utlzng Soft Edge Flp-Flops Mohammad Ghasemazar, Behnam Amelfard and Massoud Pedram Unversty of Southern Calforna Department of Electrcal Engneerng
More informationA New Calibration Method for Current and Voltage Sensors Used in Power Quality Measurements
IMTC 26 Instrumentaton and Measurement Technology Conference Sorrento, Italy 24-27 Aprl 26 A New Calbraton Method for and s Used n Power Qualty Measurements Pedro M. Ramos, Nuno B. Brás and A. Cruz Serra
More informationSensors for Motion and Position Measurement
Sensors for Moton and Poston Measurement Introducton An ntegrated manufacturng envronment conssts of 5 elements:- - Machne tools - Inspecton devces - Materal handlng devces - Packagng machnes - Area where
More informationSmall Range High Precision Positioning Algorithm Based on Improved Sinc Interpolation
Small Range Hgh Precson Postonng Algorm Based on Improved Snc Interpolaton Zhengpng L, Chaolang Qn, Yongme Zhang, L a, and Changlu Nu Abstract Ths paper desgned an mproved postonng system whch employed
More informationPerformance Analysis of Power Line Communication Using DS-CDMA Technique with Adaptive Laguerre Filters
Internatonal Conference on Informaton and Electroncs Engneerng IPCSIT vol.6 ( ( IACSIT Press, Sngapore Performance Analyss of Power Lne Communcaton Usng DS-CDMA Technque wth Adaptve Laguerre Flters S.
More informationHigh Performance Integer DCT Architectures For HEVC
Hgh Performance Integer DT Archtectures For HEV V.Sruth, V.Rekha,. Subtha,.Sugtha, S. Jeya Anusuya.E., V. Satheesh kumar.e.,,,, Dept Of Electroncs and ommuncaton Engneerng, Assocate professor, Dept Of
More informationTh P5 13 Elastic Envelope Inversion SUMMARY. J.R. Luo* (Xi'an Jiaotong University), R.S. Wu (UC Santa Cruz) & J.H. Gao (Xi'an Jiaotong University)
-4 June 5 IFEMA Madrd h P5 3 Elastc Envelope Inverson J.R. Luo* (X'an Jaotong Unversty), R.S. Wu (UC Santa Cruz) & J.H. Gao (X'an Jaotong Unversty) SUMMARY We developed the elastc envelope nverson method.
More informationDevelopment of a High Bandwidth, High Power Linear Amplifier for a Precision Fast Tool Servo System
Development of a Hgh Bandwdth, Hgh Power near Amplfer for a Precson Fast Tool Servo System S. Rakuff 1, J. Cuttno 1, D. Schnstock 2 1 Dept. of Mechancal Engneerng, The Unversty of North Carolna at Charlotte,
More information