A13C: Performing Digital Filtering on an MCU

Size: px
Start display at page:

Download "A13C: Performing Digital Filtering on an MCU"

Transcription

1 A13C: Performing Digital Filtering on an MCU Renesas Electronics America Inc. Kevin P King Senior Staff Applications Engineer 13 October 2010 Version 1.2 1

2 Kevin P King Senior Staff Application Engineer Primary Tech Support for SH2A Focusing on Medical Segment and SH Family 2 Education Electrical Engineering, University of Lowell (Edward B Van Dusen Award for Academic Achievement) Thirty years of Embedded Design Experience (x86, HC05, HC11, 8051, Philips XA, Atmel AVR, Hitachi, Mitsubishi, etc... Five years of Emulator design for MetaLink COP8, 68HC05, 68HC11, 8051 (multi-vendors), National CR16, Hitachi H8/500, etc... Multiple Quality Awards for Embedded Software & Hardware Development. Specialty is Embedded System Design - MCU firmware & hardware Working with GSL Motor Team to define Global Motor Platform and standards for Fixed Point Library. Edward B. Van Dusen Award Number one in my class University of Lowell Thirty years: Engineering Aide on Intel 4004 design first actual Design 8085 based co-processor for Suns i386 First 32 bit Color Graphics card for Sun Sparcstation I (24 bits color, 8 bits Alpha, 65Hz refresh rate 1024x1024 resolution on Sony Trinitron Monitor) Product Award at ESC for 8051 Emulator Design the size of about a 8mm Tape (MetaLink 8051PE) Work on Emulators meant I needed to be able use multiple vendor and third party tools. Quality Awards - The best kind, voted on by my peers based on schedule and conformance to requirements. These had money tied to them also. Letter of commendation from Army for work on Weapons training systems Was project leader in charge of both Hardware and Software. Passed HW design review and code review. Delivered system on-time and on-budget. Being both HW and SW conversant, when I joined Renesas, Motor Control was a natural fit. With my extensve background in SH core designs, I am now support SH-MCUs 2

3 Renesas Technology and Solution Portfolio Microcontrollers & Microprocessors #1 Market share worldwide * ASIC, ASSP & Memory Advanced and proven technologies Solutions for Innovation Analog and Power Devices #1 Market share in low-voltage MOSFET** * MCU: 31% revenue basis from Gartner "Semiconductor Applications Worldwide Annual Market Share: Database" 25 March 2010 ** Power MOSFET: 17.1% on unit basis from Marketing Eye 2009 (17.1% on unit basis). 3 In the session 110C, Renesas Next Generation Microcontroller and Microprocessor Technology Roadmap, Ritesh Tyagi introduces this high level image of where the Renesas Products fit. The big picture. 3

4 Renesas Technology and Solution Portfolio Microcontrollers & Microprocessors #1 Market share worldwide * ASIC, ASSP & Memory Advanced and proven technologies Solutions for Innovation Analog and Power Devices #1 Market share in low-voltage MOSFET** * MCU: 31% revenue basis from Gartner "Semiconductor Applications Worldwide Annual Market Share: Database" 25 March 2010 ** Power MOSFET: 17.1% on unit basis from Marketing Eye 2009 (17.1% on unit basis). 4 This is where our session, A13C Performing Digital Filtering on an MCU, is focused within the Big picture of Renesas Products, Microcontroller and Microprocessors. 4

5 Microcontroller and Microprocessor Line-up Superscalar, MMU, Multimedia Up to 1200 DMIPS, 45, 65 & 90nm process Video and audio processing on Linux Server, Industrial & Automotive High Performance CPU, Low Power Up to 500 DMIPS, 150 & 90nm process 600uA/MHz, 1.5 ua standby Medical, Automotive & Industrial High Performance CPU, FPU, DSC Up to 165 DMIPS, 90nm process 500uA/MHz, 2.5 ua standby Ethernet, CAN, USB, Motor Control, TFT Display Legacy Cores Next-generation migration to RX General Purpose Up to 10 DMIPS, 130nm process 350 ua/mhz, 1uA standby Capacitive touch Ultra Low Power Up to 25 DMIPS, 150nm process 190 ua/mhz, 0.3uA standby Application-specific integration Embedded Security Up to 25 DMIPS, 180, 90nm process 1mA/MHz, 100uA standby Crypto engine, Hardware security 5 Here are the MCU and MPU Product Lines, I am not going to cover any specific information on these families, but rather I want to show you where this session is focused. 5

6 Microcontroller and Microprocessor Line-up Superscalar, MMU, Multimedia Up to 1200 DMIPS, 45, 65 & 90nm process Video and audio processing on Linux Server, Industrial & Automotive High Performance CPU, Low Power Up to 500 DMIPS, 150 & 90nm process 600uA/MHz, 1.5 ua standby Medical, Automotive & Industrial High Performance CPU, FPU, DSC Up to 165 DMIPS, 90nm process 500uA/MHz, 2.5 ua standby Ethernet, CAN, USB, Motor Control, TFT Display Legacy Cores Next-generation migration to RX General Purpose Up to 10 DMIPS, 130nm process 350 ua/mhz, 1uA standby Capacitive touch Ultra Low Power Up to 25 DMIPS, 150nm process 190 ua/mhz, 0.3uA standby Application-specific integration Embedded Security Up to 25 DMIPS, 180, 90nm process 1mA/MHz, 100uA standby Crypto engine, Hardware security 6 Basically filter is applicable to all of the Microcontroller families. Where ever a processor is sampling data, filtering is not far behind. Obviously, the choice of processor is determined by the application and the requirements of the filtering (i.e. real-time or whenever it get s done ). 6

7 Innovation Arc Fault Circuit Interrupter 7 So a good example of innovation is the arc fault circuit interrupter. For the AFC to be reliable it is required to look for specific frequencies in the range of 3-5 khz All too often we see engineers doing a design like this: playing with the numbers so to speak, then the product works and we hear it is finely tuned, meaning don t screw with anything in the software, you might break it. Innovation: Using free or low-cost filter design tools, you can implement a robust digital filter and possibly reduce the requirements for complex external analog filtering. 7

8 Position Renesas provides you a complete set of free development tools and a choice of low cost MCUs with ADC peripheral. Reliable Digital filtering that meets your system requirement can be achieved. 8 Yes, this is optimized code, but lets try to get code that actually does something 8

9 Agenda System Block Diagram analog filter FIR vs IIR Sampling theorem Anti-aliasing Oversampling Triggering skew ADC interrupt overhead Decimation Fixed point and floating point principles Fixed point vs. floating point benchmark Summary Meeting Title Date Rev

10 Example Filter Applications Instrument Board MCU Sensor Cabling 60 Hz Filter ADC Microphone Voice Recorder 4 khz LowPass MCU ADC Meeting Title Date Rev This slide shows two common applications of analog filters. In the first case a sensor is cabled to an MCU. The sensor cable will pick up 60 Hz noise. The filter limits the affect on the ADC reading. In the second example audio is being sampled at 8 khz. To prevent aliasing a 4 khz analog filter is used. 10

11 Filter Applications The Boxcar Filter Very common to perform a running average Sum n samples, scale the output (usually divide by n) Recalculate each time one new sample comes in Very simple FIR called boxcar All coefficients equal to 1 Example of 8 khz sampling rate, 8 tap FIR 11 Many people never consider that they are already implementing digital filters. However, the simple running average filter is actually an example of a digital filter. The boxcar filter is a simple filter that can be implemented using only dividers. All the coefficients are 1. The response of the boxcar filter is controlled by changing the sampling frequency or the number of taps - number or samples that are averaged. Even if the running average is only used to minimize the effects of spurious samples is it important to understand what the actual response is, otherwise you may be rejecting a signal unintentionally 11

12 Filter Types - FIR Typically the gain = 1 Does not always have Decimation Decimation can be on front or back end X[n] Input samples nd Decimation Factor Y [n] Decimated Output B[n] Coefficients (multiplies) Z -1 Delay elements (storage array) 12 This diagram shows a block representation of a FIR filter. This filter also includes a decimation stage on the front end though this is not always implemented. The FIR has a finite impulse response since once the impulse moves through the filter there is no feedback to continue the signal. The filter implements a number of taps which are delay elements or values in a buffer. Each value of the signal is then multiplied by a coefficient. The result of all the multiplications are summed. Since the input is bounded and the coefficients are bounded the output is bounded or stable. 12

13 Filter Types - IIR In addition to a forward path there is a feedback path X[n] Input samples Y k [n] Output b k [n] Feed forward Coefficients (multiplies) -a k [n] Feedback Coefficients (multiplies) Z -1 Delay elements (storage array) 13 The IIR has feedback elements in addition to the forward elements. Since there is feedback the response is not necessarily bounded. The response is also infinite since an impulse can continuously feedback and feed the filter with new values. One of the advantages of the IIR is that it requires fewer taps to provide a desired filter response compared to an FIR 13

14 FIR versus IIR* FIR Phase-linear Simple instructions, single loop Suited for Multi-rate (decimation or interpolation allows some calculations to be omitted) Desirable Numeric properties (finite-precision can usually be implemented using lower number of bits) Possible to implement with coefficients less then 1.0 May require more memory and calculations the IIR Some responses are just impractical to implement in FIR IIR Less memory and calculations for a given filtering charateristic Arithmetic errors compounded by feedback Harder to implement using fixed point Not as easy to do multi-rate (decimation and interpolation) Not phase-linear * and

15 Designing the Filter Programs like ScopeFIR, ScopeIIR or WinFilter simplify the task of designing a filter 15 Designing an FIR filter is very easy with programs like ScopeFir or WinFilter. These programs allow you to just input the filter parameters and they provide the coefficients, graphs of the frequency response and other important characteristics. The output shown above is a screenshot from ScopeFir 15

16 Identifying the Noise Programs like ScopeDSP allows inputting ADC data and running FFT 16 When trying to apply a filter to a real system it is important to understand what the actual frequency content of the signal is and to evaluate the output after filtering. A program like ScopeDSP, which is part of the ScopeFIR package, allows you to input raw data from an ADC or other source and plot the signal. The diagram above is data captured from a 10 bit ADC, the question is what signals are present in the above waveform. ScopeDSP allows you to run an FFT on this data. This is shown in the next slide 16

17 Identifying the Noise The FFT clearly identifies a 1k,2K,4K and 8K component 17 The graph above shows the result of applying an FFT to the previous data. From this diagram it is easy to see that the primary components of the previous waveform are 1,2,4 and 8 khz signals of approximately equal power. 17

18 Sampling Theorem Nyquist-Shannon Sampling Theorem If a function x(t) contains no frequencies higher than B hertz, it is completely determined by giving its ordinates at a series of points spaced 1/(2B) seconds apart. 1 Simply stated: A signal can only be properly sampled if it contains no frequencies greater than one-half the sampling frequency Sometimes this is incorrectly stated: To not lose information you must sample at twice the highest frequency you are concerned with in a signal Meeting Title Date Rev C. E. Shannon, "Communication in the presence of noise", Proc. Institute of Radio Engineers, vol. 37, no. 1, pp , Jan Reprint as classic paper in: Proc. IEEE, vol. 86, no. 2, (Feb. 1998) 18

19 Aliasing Problem Record voice data and store Limit voice bandwidth to 4 khz Sample at 8 khz Problem - Audio contains energy above 4 khz Anti-aliasing filter Adjust corner for 4 khz Meeting Title Date Rev To properly sample a signal there must usually be an anti-aliasing filter. The anti-aliasing filter should remove any frequencies above the Nyquist frequency. In real applications this is not practical since there are no brick wall filters. It is a constant trade-off between filtering the signal information and limiting the out of band information. Aliasing is a problem in audio since it creates new frequencies in the passband. Though the ear is not very sensitive to the shape of a waveform it does easily perceive the different frequencies. 19

20 Anti-aliasing filter - 12 db is only an attenuation of 1/4 20 This diagram shows the Bode plot and schematic circuit for a 2 nd order 4 khz anti-aliasing filter. Notice that the signals between 4 khz and 8 khz are not completely removed. In fact the attenuation at 8 khz is only ¼. The real response of the second order filter show even more issues 20

21 Anti-aliasing filter -2-4 R1-P / db k 2k 3k 4k 5k 6k 7k 8k 9k 10k Frequency / Hertz 21 Here is the actual response of a 4 khz filter. Notice that the filter starts to affect the amplitude well before 4 khz. The real properties of an anti-aliasing filter causes issues for high quality sampling. In audio the signal could be sampled at 48 khz but there could still be some energy above this frequency. If the sample rate were increased to a higher value, like 96 khz then only signals above 48 khz would cause aliasing. The requirements on the anti-aliasing filter become much simpler 21

22 Frequency Response of 8 Tap 4 khz Filter -12dB line 20 db attenuation at 8 khz compared to 12 for analog filter 22 The diagram above shows the frequency response of an 8 tap filter designed using ScopFir. Notice that the attenuation at 8 khz is now 20 db compared to 8 db (about.1). The 6 khz response is still at about -5 db or.5 of the 4KHz we re trying to cut-off at. 22

23 Improved 4 khz Filter By using 14 taps notice the improved attenuation at 6 khz 23 This diagram shows the flexibility of the digital filter. By increasing the # of taps to 14 the attenuation is significantly improved. The passband ripple is <2 db which is a gain of

24 Oversampling and digital filtering Sample at 32 khz instead of 8 khz Only signals 16 khz or greater will alias Could use simple RC or no anti-aliasing filter 24 It is possible to eliminate or significantly simplify the anti-aliasing filter by increasing the sampling rate and applying a digital filter. If the sampling rate was increased to 32 khz then only signals greater than 16 khz could alias. The hardware anti-aliasing filter could become a simple RC circuit. Depending on the microphone and the audio source it might be possible to eliminate the filter altogether. 24

25 Oversampling and digital filtering Decimate Results Store only 1 of 4 samples Only calculate filter at 8 khz 25 One of the interesting things about digital filters is the process of decimation or multi-rate filters. In the example above the sampling rate is increased to 32 khz from 8 khz. This allows applying a digital filter to all signals below 16 khz without aliasing. However, since we only need data at the 8 khz rate we only have to calculate the filter at that rate. Since the FIR filter does not have feedback or rely on information from previous calculations we can calculate the filter at lower rates then sampled. It is very common in digital filters to run a first filter at a high sample rate then decimate the data, either by throwing out samples or never calculating them. 25

26 Multi-rate and Decimation Temp cannot change more than 1 degree/ hour Required sampling rate for 1 degree logging Noise with 1 second period, averages out in 4 readings Sampling rate for noise x x x x x x x x x x x x x x x x x Temperature x x x Meeting Title Date Rev

27 ADC Considerations - Skew Problems: Interrupt Skew 32 khz requires sampling every us Software start ADC possibility of sample skew Other interrupts in the system Long instructions required to complete Solutions: Possible - Make the start interrupt highest system priority Preferred - Use ADC system that can be triggered by timer Some devices may have to loop a timer to ADC trigger 27 Whenever data is being sampled a primary requirement is that the data is sampled at a constant interval. At slower rates slight skews will not have much effect, however, at 32 khz the time between sampling is only us. If the sampling is under software control there will usually be some skew to the sampled data. This will affect the output of the filter. Even if the sampling is run from a timer interrupt the system must ensure that the timer interrupt is not delayed. This can be accomplished by using interrupt priorities if available but there may also be conflicts with having the ADC interrupt a high priority in the system. The interrupt must also wait for the current instruction to complete, normally this is a short time but can be long for some instructions like divide instructions. A better solution is to use an MCU that can directly trigger the ADC with a timer. In some cases this may require looping a timer output back into an ADC Trigger input pin. The ADC complete interrupt can then be used to schedule retrieving the data from the ADC unit. 27

28 ADC Considerations - Overhead Problem: Interrupt Overhead Storing ADC Data Assume ADC ISR takes 40 cycles context save + data save and pointer adjust + context restore Sampling at 32 khz BW to store data = 1.28 million cycles Solutions: Use a DMA controller 4-5 cycles or less per transfer CPU BW to store data <200 thousand cycles 28 Whenever data is being sampled a primary requirement is that the data is sampled at a constant interval. At slower rates slight skews will not have much effect, however, at 32 khz the time between sampling is only us. If the sampling is under software control there will usually be some skew to the sampled data. This will affect the output of the filter. Even if the sampling is run from a timer interrupt the system must ensure that the timer interrupt is not delayed. This can be accomplished by using interrupt priorities if available but there may also be conflicts with having the ADC interrupt a high priority in the system. The interrupt must also wait for the current instruction to complete, normally this is a short time but can be long for some instructions like divide instructions. A better solution is to use an MCU that can directly trigger the ADC with a timer. In some cases this may require looping a timer output back into an ADC Trigger input pin. The ADC complete interrupt can then be used to schedule retrieving the data from the ADC unit. 28

29 ADC Considerations - Benchmark Example SH7216 allows triggering ADC from MTU2 (timer) DMAC transfers data to buffer HW assist to acquire/transfer data to buffer saves 7% CPU BW 29 This diagram shows an optimal solution for acquiring the data. The SH7216 allows triggering the ADC from an MTU (timer). When the ADC has completed the conversion it triggers a DMA which automatically moves the data to the buffer. The half ready interrupt on the buffer allows the CPU to process one set of data (Ping) while still acquiring a second set of data (Pong). In a real application running at 200 khz sampling rate the HW assist saved 7% CPU BW compared to standard interrupt and software data control 29

30 Calculating the Filter Design 4 khz, 8 tap, lowpass filter Sampling rate 32 khz Passband 4 khz Stopband 8 khz Stopband attenuation 12 db actual 20 db Passband ripple = 2 db - actual 0.76 Coefficients: The parameters for a 4 khz FIR filter is shown. Notice that all the coefficients are fractional values. This is going to complicate the math. 30

31 Implementing the Filter Could calculate the filter as: result=0; for (index = 0; index < taps; index++) { result += data[index] * coeff[index]; } The problem is the coefficients are all fractional values 31 The parameters for a 4 khz FIR filter is shown. Notice that all the coefficients are fractional values. This is going to complicate the math. 31

32 Options to Calculate the Filter Use an MCU with an FPU R32C 32 Bit CISC General Purpose up to 50 MHz SH2A like SH7216 High Performance RISC up to 200 MHz RX600 High Performance CISC up to 100 MHz Use Floating Point Libraries Can be very slow Use Fixed Point Math A little more complicated than floating point 32 There are a few different options for calculating the filter. If the MCU has an FPU this simplifies the math considerably. If the MCU does not have an FPU and a Float calculation is used libraries will need to be used. This will typically be very slow and is usually not practical. The best approach for an MCU without a floating point unit is to use fixed point math. 32

33 Floating Point Numbers S Exponent 8 bits Significand part 23 bits (implied 1) Radix point Floating point value = (-1) sb + (1+Fraction) x 2 (exponent bias) The exponent is expressed in biased form: e = E + bias Precision is function of fraction bits Floating supports a very large dynamic range Parameter Total bit Width Single Precision 32bits Double Precision 64bits Sign bit 1bit 1bit Exponent field 8bits 11bits Significand 23bits 52bits Precision 24bits 53bits Bias Emax Emin This slide shows the characteristics of a floating point number. One reason library math is slow is each number must be parsed and normalized to add and multiply. 33

34 Floating Point Hardware Single Precision Min Value = 5.88 x 10e-39, Max value = 3.4 x 10e S Exponent 8 bits Significand part 23 bits (implied 1) Radix point Double Precision Min Value = ~2.0 x 10e-308, Max value = ~2.0 x 10e S Exponent 11 bits Significand part 20/52 bits (implied 1) Radix point 31 0 Significand part 32/52 bits (implied 1) Notice that the precision for single precision floats is quite good. It is precise enough for most filter calculations 34

35 Fixed Point Fraction value is shifted (multiplied) by a value to make an integer Example Represent using 16 bit fixed point 1 bit for the sign 19 requires 5 bits in binary 10 bits left to represent fraction Multiply the value by 1024 (shift left 10) Could allocate more bits for integer and less for fraction S Example : Calculate a 4 tap box filter using fixed point Assume ADC samples are 0x100 (256), 0x200 (512), 0x120(288), 0x150(336) Coefficients are all 0.25 Solution Scale coefficients to be integers by multiplying by 4 (shift left 2) Multiply coefficients time ADC values 1*0x *0x *0x *0x150 = 0x570 (1392) Restore proper scaling (shift right 2) = 0x15C (348) 35 A second choice is to use fixed point math. In this case the number is represented by a sign bit, an integer portion and a fractional portion. After allocating one bit for the sign and the appropriate number of bits for the integer the other bits are left to represent fractional components. Notice in this case even allowing 10 bits the answer is not fully precise. The calculation of a FIR filter using fixed point is shown in the example 35

36 Precision Requirements How many bits of coefficient are required? Do not want round-off error to cause an LSB error For 10 bit ADC need 10 bits coefficient Each tap could accumulate error Additional bits depends on number taps 8 taps add 3 LSB 16 taps add 4 LSB Etc 36 Often people are not sure how many bits of precision they need to carry. Will a 16 bit integer be sufficient to calculate a 16 tap FIR with a 12 bit ADC? The required # of bits is not that hard to calculate in this case since the ADC values are integer values. To ensure that there is not significant error on the multiplication of the coefficient and the ADC value the coefficient will have to have one more bit of precision than the ADC precision. For example, with a 10 bit ADC if the coefficients used 10 bits the multiplication error would not reach 1 LSB. Since we will be summing the results we do not want the accumulated error to reach 1 LSB, to ensure this we need to consider how many additions or taps will be used. The extra bits required are enough to express the number of taps in binary Since most FIR filters have an overall gain of 1 there is no overflow checks required. Using a 10 bit ADC and 13 bits of coefficient the result will always fit into a signed 23 bit format. So you can see in most cases 16 bit precision is more than adequate. 36

37 Pop Quiz: Assuming: 12 bit ADC, 7 tap FIR filter QUESTION: Is 16 bit Fixed Point enough resolution? 8 taps add 3 LSB, for a total of 15 bits Don t forget the sign bit! 16 bit total 37 37

38 Some Benchmark Results Using M16C/65 (16 bit, 32 MHz MCU ) 8 Tap Filter 280 cycles (35 cycles per tap) 22 Tap Filer 780 cycles (35 cycles per tap) 8 taps at 8 khz = 2.2 million cycles (approximately 7% 32 MHz) Each tap calculation requires Multiply Sum Two Pointer Increments 38 M16C RMPA does an word accumulate (RMPA) with a 4 cycle overhead and 9 cycles per loop R32C RMPA has 11 cycle overhead and 1.5 cycles per loop 38

39 A MAC Really Helps Really need a MAC M16C/R32C/RX have RMPA (software MAC) M16C 8 Tap Filter 120 cycles M16C 22 Tap Filer 240 cycles R32C 8 Tap Filter 32 cycles R32C 22 Tap Filter 65 cycles RX 8 Tap Filter ~47 cycles Device like SH7216 can perform a long MAC plus pointer increment in 4 cycles SH7216 can also do a 1 cycle floating point MAC (without pointer increment) 39 M16C RMPA does an word accumulate (RMPA) with a 4 cycle overhead and 9 cycles per loop R32C RMPA has 11 cycle overhead and 1.5 cycles per loop 39

40 Circular Buffer Bottleneck Most DSPs can handle circular buffers, MCUs typically do not Inefficient to put pointer check in loop Circular Classical Buffer Implementation X0 X4 X1 X2 X3 C0 C1 C2 C3 X1 X2 X3 X4 New Data C0 C1 C2 C3 40 One of the issues with trying to use a MAC with quick loops in an MCU is the data will typically be placed in a circular buffer. Therefore the coefficients do not end up matching with the coefficients. One of the nice features of a DSP is most of them will handle a circular buffer without any additional code overhead. However, with an MCU you would typically have to add code in the loop to check and adjust when the data pointer wrapped. This slows down the loop calculation and creates problems when using MAC instructions with automatic pointer incrementing. This slide shows the classical implementation of a FIR filter, the data is shifted along a delay line and multiplied by the coefficients. However, if a circular buffer were used the data value for X4 would replace the data value at X0. The pointer values passed to the routine could start at C0 and X1, however the wrap of the buffer must be handled 40

41 Double Coefficient Loops Loop1 X0 X1 X2 X3 C0 C1 C2 C3 C0 C1 C2 C3 Loop2 X4 X1 X2 X3 C0 C1 C2 C3 C0 C1 C2 C3 Loop3 X4 X5 X2 X3 C0 C1 C2 C3 C0 C1 C2 C3 41 This slide shows how a double set of coefficients can be used to keep the pointer math linear. There is a little overhead in the passing of the pointer but it simplifies the loop which has quite a bit more overhead 41

42 IIR Filters 42 42

43 IIR Since round-off error in output feeds back IIR requires greater precision 16 bit precision typically sufficient for FIR IIR requires 32 bit precision 1 Floating point simplifies math The Scientist and Engineer's Guide to Digital Signal Processing, copyright by Steven W. Smith. For more information visit the book's website at: 43

44 Why use IIR Design 5 khz bandpass Sampling rate 44 khz Center Frequency - 5 khz Passband - 1 khz Stopband attenuation 40 db Passband ripple = 2 db Magnitude in db Inphase Filter Frequency Response FIR filter requires 59 taps: IIR filter only requires 17 taps (13 non-zero) Forward coefficients 1,0,-4,0,6,0,-4,0,1 Feedback coefficients , , , , Frequency in khz 44 44

45 Some Benchmark Results Calculating the previous filter Using R32C with FPU 150 Cycles (3 50 MHz) 12% BW if 44 khz SH2A with FPU 94 cycles ( MHz) 2% BW if 44 khz Tools like the SH2A Signal Processing Library (SPL) help simplify the calculations 45 The SPL is available for the RX and R32C family as well. 45

46 Summary System Block Diagram analog filter FIR vs IIR Sampling theorem Anti-aliasing Oversampling Triggering skew ADC interrupt overhead Decimation Fixed point and floating point principles Fixed point vs. floating point benchmark Meeting Title Date Rev

47 Questions? 47 47

48 Innovation Arc Fault Circuit Interrupter 48 So a good example of innovation is the arc fault circuit interrupter. For the AFC to be reliable it is required to look for specific frequencies in the range of 3-5 khz All too often we see engineers doing a design like this: playing with the numbers so to speak, then the product works and we hear it is finely tuned, meaning don t screw with anything in the software, you might break it. Innovation: Using free or low-cost filter design tools, you can implement a robust digital filter and possibly reduce the requirements for complex external analog filtering. 48

49 Thank You! 49 49

50 Appendix: Additional Information 50 50

51 Resources ScopeFir and ScopeDSP The Scientist and Engineer's Guide to Digital Signal Processing, copyright by Steven W. Smith. For more information visit the book's website at: C. E. Shannon, "Communication in the presence of noise", Proc. Institute of Radio Engineers, vol. 37, no. 1, pp , Jan Reprint as classic paper in: Proc.IEEE, vol. 86, no. 2, (Feb. 1998) Meeting Title Date Rev

52 Renesas Electronics America Inc. 52

You CAN Do Digital Filtering with an MCU!

You CAN Do Digital Filtering with an MCU! You CAN Do Digital Filtering with an MCU! Kevin P King - Senior Staff Application Engineer Class ID: CC13B Renesas Electronics America Inc. Kevin P King Senior Staff Application Engineer RX DSP Library

More information

REAL TIME DIGITAL SIGNAL PROCESSING. Introduction

REAL TIME DIGITAL SIGNAL PROCESSING. Introduction REAL TIME DIGITAL SIGNAL Introduction Why Digital? A brief comparison with analog. PROCESSING Seminario de Electrónica: Sistemas Embebidos Advantages The BIG picture Flexibility. Easily modifiable and

More information

ADC Resolution: Myth and Reality

ADC Resolution: Myth and Reality ADC Resolution: Myth and Reality Mitch Ferguson, Applications Engineering Manager Class ID: CC19I Renesas Electronics America Inc. Mr. Mitch Ferguson Applications Engineering Manager Specializes support

More information

Appendix B. Design Implementation Description For The Digital Frequency Demodulator

Appendix B. Design Implementation Description For The Digital Frequency Demodulator Appendix B Design Implementation Description For The Digital Frequency Demodulator The DFD design implementation is divided into four sections: 1. Analog front end to signal condition and digitize the

More information

Sensorless Vector Control and Implementation: Why and How

Sensorless Vector Control and Implementation: Why and How Sensorless Vector Control and Implementation: Why and How Renesas Electronics America Inc. Renesas Technology & Solution Portfolio 2 Microcontroller and Microprocessor Line-up 2010 2013 32-bit 8/16-bit

More information

EECS 452 Midterm Closed book part Winter 2013

EECS 452 Midterm Closed book part Winter 2013 EECS 452 Midterm Closed book part Winter 2013 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Closed book

More information

AutoBench 1.1. software benchmark data book.

AutoBench 1.1. software benchmark data book. AutoBench 1.1 software benchmark data book Table of Contents Angle to Time Conversion...2 Basic Integer and Floating Point...4 Bit Manipulation...5 Cache Buster...6 CAN Remote Data Request...7 Fast Fourier

More information

ME 461 Laboratory #3 Analog-to-Digital Conversion

ME 461 Laboratory #3 Analog-to-Digital Conversion ME 461 Laboratory #3 Analog-to-Digital Conversion Goals: 1. Learn how to configure and use the MSP430 s 10-bit SAR ADC. 2. Measure the output voltage of your home-made DAC and compare it to the expected

More information

2) How fast can we implement these in a system

2) How fast can we implement these in a system Filtration Now that we have looked at the concept of interpolation we have seen practically that a "digital filter" (hold, or interpolate) can affect the frequency response of the overall system. We need

More information

A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM

A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM Item Type text; Proceedings Authors Rosenthal, Glenn K. Publisher International Foundation for Telemetering Journal International Telemetering Conference

More information

Design Implementation Description for the Digital Frequency Oscillator

Design Implementation Description for the Digital Frequency Oscillator Appendix A Design Implementation Description for the Frequency Oscillator A.1 Input Front End The input data front end accepts either analog single ended or differential inputs (figure A-1). The input

More information

FYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2015 Lecture #5

FYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2015 Lecture #5 FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2015 Lecture #5 Bekkeng, 29.1.2015 Content Aliasing Nyquist (Sampling) ADC Filtering Oversampling Triggering Analog Signal Information

More information

Sensorless Vector Control with RL78G14

Sensorless Vector Control with RL78G14 Sensorless Vector Control with RL78G14 Renesas Electronics America Inc. Renesas Technology & Solution Portfolio 2 Microcontroller and Microprocessor Line-up 2010 2013 32-bit 8/16-bit 1200 DMIPS, Superscalar

More information

DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS

DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS Item Type text; Proceedings Authors Hicks, William T. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings

More information

Advantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.

Advantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12. Analog Signals Signals that vary continuously throughout a defined range. Representative of many physical quantities, such as temperature and velocity. Usually a voltage or current level. Digital Signals

More information

Part One. Efficient Digital Filters COPYRIGHTED MATERIAL

Part One. Efficient Digital Filters COPYRIGHTED MATERIAL Part One Efficient Digital Filters COPYRIGHTED MATERIAL Chapter 1 Lost Knowledge Refound: Sharpened FIR Filters Matthew Donadio Night Kitchen Interactive What would you do in the following situation?

More information

Problem Point Value Your score Topic 1 28 Filter Analysis 2 24 Filter Implementation 3 24 Filter Design 4 24 Potpourri Total 100

Problem Point Value Your score Topic 1 28 Filter Analysis 2 24 Filter Implementation 3 24 Filter Design 4 24 Potpourri Total 100 The University of Texas at Austin Dept. of Electrical and Computer Engineering Midterm #1 Date: March 8, 2013 Course: EE 445S Evans Name: Last, First The exam is scheduled to last 50 minutes. Open books

More information

Hello, and welcome to this presentation of the STM32 Digital Filter for Sigma-Delta modulators interface. The features of this interface, which

Hello, and welcome to this presentation of the STM32 Digital Filter for Sigma-Delta modulators interface. The features of this interface, which Hello, and welcome to this presentation of the STM32 Digital Filter for Sigma-Delta modulators interface. The features of this interface, which behaves like ADC with external analog part and configurable

More information

Digital Filters Using the TMS320C6000

Digital Filters Using the TMS320C6000 HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0)278 76088, Fax: (+44) (0)278 76099, Email: sales@hunteng.demon.co.uk URL: http://www.hunteng.co.uk Digital

More information

Subra Ganesan DSP 1.

Subra Ganesan DSP 1. DSP 1 Subra Ganesan Professor, Computer Science and Engineering Associate Director, Product Development and Manufacturing Center, Oakland University, Rochester, MI 48309 Email: ganesan@oakland.edu Topics

More information

Digital Signal Processing. VO Embedded Systems Engineering Armin Wasicek WS 2009/10

Digital Signal Processing. VO Embedded Systems Engineering Armin Wasicek WS 2009/10 Digital Signal Processing VO Embedded Systems Engineering Armin Wasicek WS 2009/10 Overview Signals and Systems Processing of Signals Display of Signals Digital Signal Processors Common Signal Processing

More information

Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs

Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs ISSUE: March 2016 Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs by Alex Dumais, Microchip Technology, Chandler, Ariz. With the consistent push for higher-performance

More information

RTTY: an FSK decoder program for Linux. Jesús Arias (EB1DIX)

RTTY: an FSK decoder program for Linux. Jesús Arias (EB1DIX) RTTY: an FSK decoder program for Linux. Jesús Arias (EB1DIX) June 15, 2001 Contents 1 rtty-2.0 Program Description. 2 1.1 What is RTTY........................................... 2 1.1.1 The RTTY transmissions.................................

More information

Lab 4 Digital Scope and Spectrum Analyzer

Lab 4 Digital Scope and Spectrum Analyzer Lab 4 Digital Scope and Spectrum Analyzer Page 4.1 Lab 4 Digital Scope and Spectrum Analyzer Goals Review Starter files Interface a microphone and record sounds, Design and implement an analog HPF, LPF

More information

SCUBA-2. Low Pass Filtering

SCUBA-2. Low Pass Filtering Physics and Astronomy Dept. MA UBC 07/07/2008 11:06:00 SCUBA-2 Project SC2-ELE-S582-211 Version 1.3 SCUBA-2 Low Pass Filtering Revision History: Rev. 1.0 MA July 28, 2006 Initial Release Rev. 1.1 MA Sept.

More information

Sensorless Vector Control with RL78G14

Sensorless Vector Control with RL78G14 Sensorless Vector Control with RL78G14 John Pocs, Applications Engineering Manager Class ID: 7L02I Renesas Electronics America Inc. John Pocs Sr. Application Engineering Manager Application focus: motor

More information

Lecture 3 Review of Signals and Systems: Part 2. EE4900/EE6720 Digital Communications

Lecture 3 Review of Signals and Systems: Part 2. EE4900/EE6720 Digital Communications EE4900/EE6720: Digital Communications 1 Lecture 3 Review of Signals and Systems: Part 2 Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video, text, data, ) Transducer

More information

Signal Processing. Naureen Ghani. December 9, 2017

Signal Processing. Naureen Ghani. December 9, 2017 Signal Processing Naureen Ghani December 9, 27 Introduction Signal processing is used to enhance signal components in noisy measurements. It is especially important in analyzing time-series data in neuroscience.

More information

EECS 452 Midterm Exam (solns) Fall 2012

EECS 452 Midterm Exam (solns) Fall 2012 EECS 452 Midterm Exam (solns) Fall 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Section I /40 Section

More information

Application Note 7. Digital Audio FIR Crossover. Highlights Importing Transducer Response Data FIR Window Functions FIR Approximation Methods

Application Note 7. Digital Audio FIR Crossover. Highlights Importing Transducer Response Data FIR Window Functions FIR Approximation Methods Application Note 7 App Note Application Note 7 Highlights Importing Transducer Response Data FIR Window Functions FIR Approximation Methods n Design Objective 3-Way Active Crossover 200Hz/2kHz Crossover

More information

Fundamentals of Data Converters. DAVID KRESS Director of Technical Marketing

Fundamentals of Data Converters. DAVID KRESS Director of Technical Marketing Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter

More information

Analogue Interfacing. What is a signal? Continuous vs. Discrete Time. Continuous time signals

Analogue Interfacing. What is a signal? Continuous vs. Discrete Time. Continuous time signals Analogue Interfacing What is a signal? Signal: Function of one or more independent variable(s) such as space or time Examples include images and speech Continuous vs. Discrete Time Continuous time signals

More information

FYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2017 Lecture #5

FYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2017 Lecture #5 FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2017 Lecture #5 Bekkeng, 30.01.2017 Content Aliasing Sampling Analog to Digital Conversion (ADC) Filtering Oversampling Triggering

More information

Cyber-Physical Systems ADC / DAC

Cyber-Physical Systems ADC / DAC Cyber-Physical Systems ADC / DAC ICEN 553/453 Fall 2018 Prof. Dola Saha 1 Analog-to-Digital Converter (ADC) Ø ADC is important almost to all application fields Ø Converts a continuous-time voltage signal

More information

Time Matters How Power Meters Measure Fast Signals

Time Matters How Power Meters Measure Fast Signals Time Matters How Power Meters Measure Fast Signals By Wolfgang Damm, Product Management Director, Wireless Telecom Group Power Measurements Modern wireless and cable transmission technologies, as well

More information

EEM478-WEEK8 Finite Impulse Response (FIR) Filters

EEM478-WEEK8 Finite Impulse Response (FIR) Filters EEM478-WEEK8 Finite Impulse Response (FIR) Filters Learning Objectives Introduction to the theory behind FIR filters: Properties (including aliasing). Coefficient calculation. Structure selection. Implementation

More information

EECS 452 Midterm Exam Winter 2012

EECS 452 Midterm Exam Winter 2012 EECS 452 Midterm Exam Winter 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Section I /40 Section II

More information

Developer Techniques Sessions

Developer Techniques Sessions 1 Developer Techniques Sessions Physical Measurements and Signal Processing Control Systems Logging and Networking 2 Abstract This session covers the technologies and configuration of a physical measurement

More information

Lesson 7. Digital Signal Processors

Lesson 7. Digital Signal Processors Lesson 7 Digital Signal Processors Instructional Objectives After going through this lesson the student would learn o Architecture of a Real time Signal Processing Platform o Different Errors introduced

More information

Interpolated Lowpass FIR Filters

Interpolated Lowpass FIR Filters 24 COMP.DSP Conference; Cannon Falls, MN, July 29-3, 24 Interpolated Lowpass FIR Filters Speaker: Richard Lyons Besser Associates E-mail: r.lyons@ieee.com 1 Prototype h p (k) 2 4 k 6 8 1 Shaping h sh (k)

More information

EMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS

EMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS EMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS Diaa ElRahman Mahmoud, Abou-Bakr M. Youssef and Yasser M. Kadah Biomedical Engineering Department, Cairo University, Giza,

More information

Pulsed VNA Measurements:

Pulsed VNA Measurements: Pulsed VNA Measurements: The Need to Null! January 21, 2004 presented by: Loren Betts Copyright 2004 Agilent Technologies, Inc. Agenda Pulsed RF Devices Pulsed Signal Domains VNA Spectral Nulling Measurement

More information

ASN Filter Designer Professional/Lite Getting Started Guide

ASN Filter Designer Professional/Lite Getting Started Guide ASN Filter Designer Professional/Lite Getting Started Guide December, 2011 ASN11-DOC007, Rev. 2 For public release Legal notices All material presented in this document is protected by copyright under

More information

νµθωερτψυιοπασδφγηϕκλζξχϖβνµθωερτ ψυιοπασδφγηϕκλζξχϖβνµθωερτψυιοπα σδφγηϕκλζξχϖβνµθωερτψυιοπασδφγηϕκ χϖβνµθωερτψυιοπασδφγηϕκλζξχϖβνµθ

νµθωερτψυιοπασδφγηϕκλζξχϖβνµθωερτ ψυιοπασδφγηϕκλζξχϖβνµθωερτψυιοπα σδφγηϕκλζξχϖβνµθωερτψυιοπασδφγηϕκ χϖβνµθωερτψυιοπασδφγηϕκλζξχϖβνµθ θωερτψυιοπασδφγηϕκλζξχϖβνµθωερτψ υιοπασδφγηϕκλζξχϖβνµθωερτψυιοπασδ φγηϕκλζξχϖβνµθωερτψυιοπασδφγηϕκλζ ξχϖβνµθωερτψυιοπασδφγηϕκλζξχϖβνµ EE 331 Design Project Final Report θωερτψυιοπασδφγηϕκλζξχϖβνµθωερτψ

More information

Designing Filters Using the NI LabVIEW Digital Filter Design Toolkit

Designing Filters Using the NI LabVIEW Digital Filter Design Toolkit Application Note 097 Designing Filters Using the NI LabVIEW Digital Filter Design Toolkit Introduction The importance of digital filters is well established. Digital filters, and more generally digital

More information

Implementation of Decimation Filter for Hearing Aid Application

Implementation of Decimation Filter for Hearing Aid Application Implementation of Decimation Filter for Hearing Aid Application Prof. Suraj R. Gaikwad, Er. Shruti S. Kshirsagar and Dr. Sagar R. Gaikwad Electronics Engineering Department, D.M.I.E.T.R. Wardha email:

More information

AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS

AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS Satish Mohanakrishnan and Joseph B. Evans Telecommunications & Information Sciences Laboratory Department of Electrical Engineering

More information

Introduction to Real-Time Digital Signal Processing

Introduction to Real-Time Digital Signal Processing Real-Time Digital Signal Processing. Sen M Kuo, Bob H Lee Copyright # 2001 John Wiley & Sons Ltd ISBNs: 0-470-84137-0 Hardback); 0-470-84534-1 Electronic) 1 Introduction to Real-Time Digital Signal Processing

More information

Multirate DSP, part 1: Upsampling and downsampling

Multirate DSP, part 1: Upsampling and downsampling Multirate DSP, part 1: Upsampling and downsampling Li Tan - April 21, 2008 Order this book today at www.elsevierdirect.com or by calling 1-800-545-2522 and receive an additional 20% discount. Use promotion

More information

ECE 6560 Multirate Signal Processing Chapter 11

ECE 6560 Multirate Signal Processing Chapter 11 ultirate Signal Processing Chapter Dr. Bradley J. Bauin Western ichigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 903 W. ichigan Ave. Kalamaoo

More information

System on a Chip. Prof. Dr. Michael Kraft

System on a Chip. Prof. Dr. Michael Kraft System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal

More information

LLRF4 Evaluation Board

LLRF4 Evaluation Board LLRF4 Evaluation Board USPAS Lab Reference Author: Dmitry Teytelman Revision: 1.1 June 11, 2009 Copyright Dimtel, Inc., 2009. All rights reserved. Dimtel, Inc. 2059 Camden Avenue, Suite 136 San Jose, CA

More information

Moving Forward Efficiently HEV/EV Traction Motor Lab

Moving Forward Efficiently HEV/EV Traction Motor Lab Moving Forward Efficiently HEV/EV Traction Motor Lab A traction motor is an electric motor providing the primary rotational torque of a machine, usually for conversion into linear motion (traction). Renesas

More information

Design and Implementation of Efficient FIR Filter Structures using Xilinx System Generator

Design and Implementation of Efficient FIR Filter Structures using Xilinx System Generator International Journal of scientific research and management (IJSRM) Volume 2 Issue 3 Pages 599-604 2014 Website: www.ijsrm.in ISSN (e): 2321-3418 Design and Implementation of Efficient FIR Filter Structures

More information

CS3291: Digital Signal Processing

CS3291: Digital Signal Processing CS39 Exam Jan 005 //08 /BMGC University of Manchester Department of Computer Science First Semester Year 3 Examination Paper CS39: Digital Signal Processing Date of Examination: January 005 Answer THREE

More information

LOW SAMPLING RATE OPERATION FOR BURR-BROWN

LOW SAMPLING RATE OPERATION FOR BURR-BROWN LOW SAMPLING RATE OPERATION FOR BURR-BROWN TM AUDIO DATA CONVERTERS AND CODECS By Robert Martin and Hajime Kawai PURPOSE This application bulletin describes the operation and performance of Burr-Brown

More information

Team proposals are due tomorrow at 6PM Homework 4 is due next thur. Proposal presentations are next mon in 1311EECS.

Team proposals are due tomorrow at 6PM Homework 4 is due next thur. Proposal presentations are next mon in 1311EECS. Lecture 8 Today: Announcements: References: FIR filter design IIR filter design Filter roundoff and overflow sensitivity Team proposals are due tomorrow at 6PM Homework 4 is due next thur. Proposal presentations

More information

AN4507 Application note

AN4507 Application note Application note PWM resolution enhancement through a dithering technique for STM32 advanced-configuration, general-purpose and lite timers Introduction Nowadays power-switching electronics exhibit remarkable

More information

Multirate DSP, part 3: ADC oversampling

Multirate DSP, part 3: ADC oversampling Multirate DSP, part 3: ADC oversampling Li Tan - May 04, 2008 Order this book today at www.elsevierdirect.com or by calling 1-800-545-2522 and receive an additional 20% discount. Use promotion code 92562

More information

An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters

An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters Ali Arshad, Fakhar Ahsan, Zulfiqar Ali, Umair Razzaq, and Sohaib Sajid Abstract Design and implementation of an

More information

for amateur radio applications and beyond...

for amateur radio applications and beyond... for amateur radio applications and beyond... Table of contents Numerically Controlled Oscillator (NCO) Basic implementation Optimization for reduced ROM table sizes Achievable performance with FPGA implementations

More information

Measuring Power Supply Switching Loss with an Oscilloscope

Measuring Power Supply Switching Loss with an Oscilloscope Measuring Power Supply Switching Loss with an Oscilloscope Our thanks to Tektronix for allowing us to reprint the following. Ideally, the switching device is either on or off like a light switch, and instantaneously

More information

Capacitive MEMS accelerometer for condition monitoring

Capacitive MEMS accelerometer for condition monitoring Capacitive MEMS accelerometer for condition monitoring Alessandra Di Pietro, Giuseppe Rotondo, Alessandro Faulisi. STMicroelectronics 1. Introduction Predictive maintenance (PdM) is a key component of

More information

SIGMA-DELTA CONVERTER

SIGMA-DELTA CONVERTER SIGMA-DELTA CONVERTER (1995: Pacífico R. Concetti Western A. Geophysical-Argentina) The Sigma-Delta A/D Converter is not new in electronic engineering since it has been previously used as part of many

More information

Discrete-Time Signal Processing (DTSP) v14

Discrete-Time Signal Processing (DTSP) v14 EE 392 Laboratory 5-1 Discrete-Time Signal Processing (DTSP) v14 Safety - Voltages used here are less than 15 V and normally do not present a risk of shock. Objective: To study impulse response and the

More information

AN2668 Application note

AN2668 Application note Application note Improving STM32F101xx and STM32F103xx ADC resolution by oversampling Introduction The STMicroelectronics Medium- and High-density STM32F101xx and STM32F103xx Cortex -M3 based microcontrollers

More information

Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski

Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski Introduction: The CEBAF upgrade Low Level Radio Frequency (LLRF) control

More information

Signals and Filtering

Signals and Filtering FILTERING OBJECTIVES The objectives of this lecture are to: Introduce signal filtering concepts Introduce filter performance criteria Introduce Finite Impulse Response (FIR) filters Introduce Infinite

More information

Rapid Design of FIR Filters in the SDR- 500 Software Defined Radio Evaluation System using the ASN Filter Designer

Rapid Design of FIR Filters in the SDR- 500 Software Defined Radio Evaluation System using the ASN Filter Designer Rapid Design of FIR Filters in the SDR- 500 Software Defined Radio Evaluation System using the ASN Filter Designer Application note (ASN-AN026) October 2017 (Rev B) SYNOPSIS SDR (Software Defined Radio)

More information

Using High Speed Differential Amplifiers to Drive Analog to Digital Converters

Using High Speed Differential Amplifiers to Drive Analog to Digital Converters Using High Speed Differential Amplifiers to Drive Analog to Digital Converters Selecting The Best Differential Amplifier To Drive An Analog To Digital Converter The right high speed differential amplifier

More information

The University of Texas at Austin Dept. of Electrical and Computer Engineering Midterm #1

The University of Texas at Austin Dept. of Electrical and Computer Engineering Midterm #1 The University of Texas at Austin Dept. of Electrical and Computer Engineering Midterm #1 Date: October 18, 2013 Course: EE 445S Evans Name: Last, First The exam is scheduled to last 50 minutes. Open books

More information

Chapter 2: Digitization of Sound

Chapter 2: Digitization of Sound Chapter 2: Digitization of Sound Acoustics pressure waves are converted to electrical signals by use of a microphone. The output signal from the microphone is an analog signal, i.e., a continuous-valued

More information

Select the Right Operational Amplifier for your Filtering Circuits

Select the Right Operational Amplifier for your Filtering Circuits Select the Right Operational Amplifier for your Filtering Circuits 2003 Microchip Technology Incorporated. All Rights Reserved. for Low Pass Filters 1 Hello, my name is Bonnie Baker, and I am with Microchip.

More information

An Efficient and Flexible Structure for Decimation and Sample Rate Adaptation in Software Radio Receivers

An Efficient and Flexible Structure for Decimation and Sample Rate Adaptation in Software Radio Receivers An Efficient and Flexible Structure for Decimation and Sample Rate Adaptation in Software Radio Receivers 1) SINTEF Telecom and Informatics, O. S Bragstads plass 2, N-7491 Trondheim, Norway and Norwegian

More information

6 Sampling. Sampling. The principles of sampling, especially the benefits of coherent sampling

6 Sampling. Sampling. The principles of sampling, especially the benefits of coherent sampling Note: Printed Manuals 6 are not in Color Objectives This chapter explains the following: The principles of sampling, especially the benefits of coherent sampling How to apply sampling principles in a test

More information

II Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing

II Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing Class Subject Code Subject II Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing 1.CONTENT LIST: Introduction to Unit I - Signals and Systems 2. SKILLS ADDRESSED: Listening 3. OBJECTIVE

More information

Pre-Lab. Introduction

Pre-Lab. Introduction Pre-Lab Read through this entire lab. Perform all of your calculations (calculated values) prior to making the required circuit measurements. You may need to measure circuit component values to obtain

More information

Wideband Sampling by Decimation in Frequency

Wideband Sampling by Decimation in Frequency Wideband Sampling by Decimation in Frequency Martin Snelgrove http://www.kapik.com 192 Spadina Ave. Suite 218 Toronto, Ontario, M5T2C2 Canada Copyright Kapik Integration 2011 WSG: New Architectures for

More information

National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer

National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer Kaustubh Wagle and Niels Knudsen National Instruments, Austin, TX Abstract Single-bit delta-sigma

More information

EE445L Fall 2015 Quiz 2 Page 1 of 5

EE445L Fall 2015 Quiz 2 Page 1 of 5 EE445L Fall 2015 Quiz 2 Page 1 of 5 Jonathan W. Valvano First: Last: November 20, 2015, 10:00-10:50am. Open book, open notes, calculator (no laptops, phones, devices with screens larger than a TI-89 calculator,

More information

Digital Sampling. This Lecture. Engr325 Instrumentation. Dr Curtis Nelson. Digital sampling Sample rate. Bit depth. Other terms. Types of conversion.

Digital Sampling. This Lecture. Engr325 Instrumentation. Dr Curtis Nelson. Digital sampling Sample rate. Bit depth. Other terms. Types of conversion. Digital Sampling Engr325 Instrumentation Dr Curtis Nelson Digital sampling Sample rate. Bit depth. Other terms. Types of conversion. This Lecture 1 Data Acquisition and Control Computers are nearly always

More information

UNIVERSITY OF VICTORIA FACULTY OF ENGINEERING. SENG 466 Software for Embedded and Mechatronic Systems. Project 1 Report. May 25, 2006.

UNIVERSITY OF VICTORIA FACULTY OF ENGINEERING. SENG 466 Software for Embedded and Mechatronic Systems. Project 1 Report. May 25, 2006. UNIVERSITY OF VICTORIA FACULTY OF ENGINEERING SENG 466 Software for Embedded and Mechatronic Systems Project 1 Report May 25, 2006 Group 3 Carl Spani Abe Friesen Lianne Cheng 03-24523 01-27747 01-28963

More information

An Overview of Linear Systems

An Overview of Linear Systems An Overview of Linear Systems The content from this course was hosted on TechOnline.com from 999-4. TechOnline.com is now targeting commercial clients, so the content, (without animation and voice) is

More information

Low Cost Motor Control Family

Low Cost Motor Control Family Low Cost Motor Control Family 2011 Microchip Technology Incorporated. All Rights Reserved. Comparator with blanking and filtering Slide 1 Welcome to the Low Cost Motor Control Family web seminar. My Name

More information

Noise removal example. Today s topic. Digital Signal Processing. Lecture 3. Application Specific Integrated Circuits for

Noise removal example. Today s topic. Digital Signal Processing. Lecture 3. Application Specific Integrated Circuits for Application Specific Integrated Circuits for Digital Signal Processing Lecture 3 Oscar Gustafsson Applications of Digital Filters Frequency-selective digital filters Removal of noise and interfering signals

More information

Digital Filters IIR (& Their Corresponding Analog Filters) Week Date Lecture Title

Digital Filters IIR (& Their Corresponding Analog Filters) Week Date Lecture Title http://elec3004.com Digital Filters IIR (& Their Corresponding Analog Filters) 2017 School of Information Technology and Electrical Engineering at The University of Queensland Lecture Schedule: Week Date

More information

EKT 314/4 LABORATORIES SHEET

EKT 314/4 LABORATORIES SHEET EKT 314/4 LABORATORIES SHEET WEEK DAY HOUR 4 2 1 PREPARED BY: EN. MUHAMAD ASMI BIN ROMLI EN. MOHD FISOL BIN OSMAN JULY 2009 Measuring Strain 10 This chapter describes how to measure strain using DAQ devices

More information

FFT Analyzer. Gianfranco Miele, Ph.D

FFT Analyzer. Gianfranco Miele, Ph.D FFT Analyzer Gianfranco Miele, Ph.D www.eng.docente.unicas.it/gianfranco_miele g.miele@unicas.it Introduction It is a measurement instrument that evaluates the spectrum of a time domain signal applying

More information

Sampling and Signal Processing

Sampling and Signal Processing Sampling and Signal Processing Sampling Methods Sampling is most commonly done with two devices, the sample-and-hold (S/H) and the analog-to-digital-converter (ADC) The S/H acquires a continuous-time signal

More information

(i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters

(i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters FIR Filter Design Chapter Intended Learning Outcomes: (i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters (ii) Ability to design linear-phase FIR filters according

More information

Designing with STM32F3x

Designing with STM32F3x Designing with STM32F3x Course Description Designing with STM32F3x is a 3 days ST official course. The course provides all necessary theoretical and practical know-how for start developing platforms based

More information

Analog to digital and digital to analog converters

Analog to digital and digital to analog converters Analog to digital and digital to analog converters A/D converter D/A converter ADC DAC ad da Number bases Decimal, base, numbers - 9 Binary, base, numbers and Oktal, base 8, numbers - 7 Hexadecimal, base

More information

To learn fundamentals of high speed I/O link equalization techniques.

To learn fundamentals of high speed I/O link equalization techniques. 1 ECEN 720 High-Speed Links: Circuits and Systems Lab5 Equalization Circuits Objective To learn fundamentals of high speed I/O link equalization techniques. Introduction An ideal cable could propagate

More information

CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR

CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR 22 CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR 2.1 INTRODUCTION A CI is a device that can provide a sense of sound to people who are deaf or profoundly hearing-impaired. Filters

More information

Power Factor Correction Why and How?

Power Factor Correction Why and How? Power Factor Correction Why and How? Renesas Electronics America Inc. Renesas Technology & Solution Portfolio 2 Microcontroller and Microprocessor Line-up 2010 2013 32-bit 8/16-bit 1200 DMIPS, Superscalar

More information

AN2182 Application note

AN2182 Application note Application note Filters using the ST10 DSP library Introduction The ST10F2xx family provides a 16-bit multiply and accumulate unit (MAC) allowing control-oriented signal processing and filtering widely

More information

Moku:Lab. Specifications INSTRUMENTS. Moku:Lab, rev

Moku:Lab. Specifications INSTRUMENTS. Moku:Lab, rev Moku:Lab L I Q U I D INSTRUMENTS Specifications Moku:Lab, rev. 2018.1 Table of Contents Hardware 4 Specifications 4 Analog I/O 4 External trigger input 4 Clock reference 5 General characteristics 5 General

More information

A Digital Signal Processor for Musicians and Audiophiles Published on Monday, 09 February :54

A Digital Signal Processor for Musicians and Audiophiles Published on Monday, 09 February :54 A Digital Signal Processor for Musicians and Audiophiles Published on Monday, 09 February 2009 09:54 The main focus of hearing aid research and development has been on the use of hearing aids to improve

More information

Generating DTMF Tones Using Z8 Encore! MCU

Generating DTMF Tones Using Z8 Encore! MCU Application Note Generating DTMF Tones Using Z8 Encore! MCU AN024802-0608 Abstract This Application Note describes how Zilog s Z8 Encore! MCU is used as a Dual-Tone Multi- (DTMF) signal encoder to generate

More information

Moving Forward Efficiently HEV/EV Traction Motor Lab

Moving Forward Efficiently HEV/EV Traction Motor Lab Moving Forward Efficiently HEV/EV Traction Motor Lab Mark Ramseyer, Staff Technical Application Engineer Terry Downs, Staff Technical Application Engineer A traction motor is an electric motor providing

More information