Keshab Parhi Electrical and Computer Engineering
|
|
|
- Kellie Davidson
- 5 years ago
- Views:
Transcription
1 Lao, Yingjie, and Keshab K. Parhi Protecting DSP circuits through obfuscation. Proceedings - IEEE International Symposium on Circuits and Systems. 2014: /ISCAS Lao, Yingjie, and Keshab K. Parhi Statistical analysis of MUX-based physical unclonable functions. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 33 (5) (JAN 01): Liu, Renfei, Te-Lung Kung, and Keshab K. Parhi Impulse noise correction in OFDM systems. Journal of Signal Processing Systems 74 (2) (FEB 01): Parhi, Keshab K., and Manohar Ayinala Low-complexity welch power spectral density computation. IEEE Transactions on Circuits and Systems I: Regular Papers 61 (1) (JAN 01): Parhi, Keshab K., and Yin Liu Architectures for IIR digital filters using stochastic computing. Proceedings - IEEE International Symposium on Circuits and Systems. 2014: /ISCAS Wang, Yao, Bo Yuan, Keshab K. Parhi, and Randall H. Victora Two-dimensional magnetic recording using a rotated head array and LDPC code decoding. IEEE Transactions on Magnetics 50 (11) (NOV 01). Yuan, Bo, and Keshab K. Parhi Architectures for polar BP decoders using folding. Proceedings - IEEE International Symposium on Circuits and Systems. 2014: /ISCAS Yuan, Bo, and Keshab K. Parhi Early stopping criteria for energy-efficient lowlatency belief-propagation polar code decoders. IEEE Transactions on Signal Processing 62 (24) (DEC 15): Yuan, Bo, and Keshab K. Parhi Low-latency successive-cancellation list decoders for polar codes with multibit decision. IEEE Transactions on very Large Scale Integration (VLSI) Systems (OCT 13). Yuan, Bo, and Keshab K. Parhi Low-latency successive-cancellation polar decoder architectures using 2-bit decoding. IEEE Transactions on Circuits and Systems I: Regular Papers 61 (4) (JAN 01): Zhang, Chuan, and Keshab K. Parhi Interleaved successive cancellation polar decoders. Proceedings - IEEE International Symposium on Circuits and Systems. 2014: /ISCAS Zhang, Chuan, and Keshab K. Parhi Latency analysis and architecture design of simplified SC polar decoders. IEEE Transactions on Circuits and Systems II: Express Briefs 61 (2) (FEB 01): Ayinala, Manohar, Yingjie Lao, and Keshab K. Parhi An in-place fft architecture
2 for real-valued signals. IEEE Transactions on Circuits and Systems II: Express Briefs 60 (10) (JAN 01): Ayinala, Manohar, and Keshab K. Parhi FFT architectures for real-valued signals based on radix-2 3 and radix-2 4 algorithms. IEEE Transactions on Circuits and Systems I: Regular Papers 60 (9) (JAN 01): Ayinala, Manohar, and Keshab K. Parhi Low-energy architectures for support vector machine computation. Conference Record - Asilomar Conference on Signals, Systems and Computers. 2013: /ACSSC Bandarabadi, Mojtaba, Antonio Dourado, Cesar A. Teixeira, Theoden I. Netoff, and Keshab K. Parhi Seizure prediction with bipolar spectral power features using adaboost and SVM classifiers. Conference Proceedings: Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Annual Conference (JAN 01): Chang, Yun-Nan, and Keshab K. Parhi Architectures for digital filters using stochastic computing. ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. 2013: /ICASSP Cohen, Aaron E., Jian-Hung Lin, and Keshab K. Parhi Variable data rate (VDR) network congestion control (NCC) applied to voice/audio communication. Computer Networks 56 (4) (MAR 16): Hu, Yingbo, and Keshab K. Parhi Design and optimization of multiplierless fir filters using sub-threshold circuits. Journal of Signal Processing Systems 70 (3) (MAR 01): Jiang, Hua, Marc D. Riedel, and Keshab K. Parhi Digital logic with molecular reactions. IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2013: /ICCAD Jiang, Hua, Sayed Ahmad Salehi, Marc D. Riedel, and Keshab K. Parhi Discretetime signal processing with DNA. ACS Synthetic Biology 2, (5) (MAY 17), /sb300087n. Kung, Te-Lung, and Keshab K. Parhi Optimized joint timing synchronization and channel estimation for communications systems with multiple transmit antennas. Eurasip Journal on Advances in Signal Processing 2013 (1) (JAN 01). Kung, Te-Lung, and Keshab K. Parhi Performance evaluation of variable transmission rate OFDM systems via network source coding. Eurasip Journal on Advances in Signal Processing 2013 (1) (JAN 01): Kung, Te-Lung, and Keshab K. Parhi Semiblind frequency-domain timing synchronization and channel estimation for OFDM systems. Eurasip Journal on
3 Advances in Signal Processing 2013 (1) (JAN 01). Parhi, Keshab K Comments on low-energy CSMT carry generators and binary adders. IEEE Transactions on very Large Scale Integration (VLSI) Systems 21 (4) (JAN 01): 791. Parhi, Keshab K Hierarchical folding and synthesis of iterative data flow graphs. IEEE Transactions on Circuits and Systems II: Express Briefs 60 (9) (JAN 01): Roychowdhury, Sohini, Dara D. Koozekanani, and Keshab K. Parhi Automated denoising and segmentation of optical coherence tomography images. Conference Record - Asilomar Conference on Signals, Systems and Computers. 2013: /ACSSC Roychowdhury, Sohini, Dara D. Koozekanani, Salma Radwan, and Keshab K. Parhi Automated localization of cysts in diabetic macular edema using optical coherence tomography images. Conference Proceedings: Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Annual Conference (JAN 01): Salehi, Sayed Ahmad, Rasoul Amirfattahi, and Keshab K. Parhi Pipelined architectures for real-valued FFT and hermitian-symmetric IFFT with real datapaths. IEEE Transactions on Circuits and Systems II: Express Briefs 60 (8) (JAN 01): Xu, Tingting, Massoud Stephane, and Keshab K. Parhi Classification of singletrial MEG during sentence processing for automated schizophrenia screening. International IEEE/EMBS Conference on Neural Engineering, NER. 2013: /NER Xu, Tingting, Massoud Stephane, and Keshab K. Parhi Multidimensional analysis of the abnormal neural oscillations associated with lexical processing in schizophrenia. Clinical EEG and Neuroscience 44, (2) (APR 01), / Xu, Tingting, Massoud Stephane, and Keshab K. Parhi Schizophrenia classification with single-trial MEG during language processing. Conference Record - Asilomar Conference on Signals, Systems and Computers. 2013: /ACSSC Yuan, Bo, and Keshab K. Parhi Architecture optimizations for BP polar decoders. ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. 2013: /ICASSP Ayinala, Manohar, Michael Brown, and Keshab K. Parhi Pipelined parallel FFT architectures via folding transformation. IEEE Transactions on very Large Scale Integration (VLSI) Systems 20 (6) (JAN 01):
4 Ayinala, Manohar, and Keshab K. Parhi Low complexity algorithm for seizure prediction using AdaBoost. Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS. 2012: /EMBC Ayinala, Manohar, and Keshab K. Parhi Parallel pipelined FFT architectures with reduced number of delays. Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2012: / Jiang, Hua, Marc D. Riedel, and Keshab K. Parhi Digital signal processing with molecular reactions. IEEE Design and Test of Computers 29 (3) (JAN 01): Kung, Te-Lung, and Keshab K. Parhi Optimized joint timing synchronization and channel estimation for OFDM systems. IEEE Wireless Communications Letters 1 (3) (JUN 01): Parhi, Keshab K Verifying equivalence of digital signal processing circuits. Conference Record - Asilomar Conference on Signals, Systems and Computers. 2012: /ACSSC Park, Yun S., Theoden I. Netoff, and Keshab K. Parhi Reducing the number of features for seizure prediction of spectral power in intracranial EEG. Conference Record - Asilomar Conference on Signals, Systems and Computers. 2012: /ACSSC Park, Yun S., Theoden I. Netoff, Xiaofeng Yang, and Keshab K. Parhi Seizure detection on/off system using rats' ECoG. Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS. 2012: /EMBC Patil, Hemant A., Maulik C. Madhavi, and Keshab K. Parhi Static and dynamic information derived from source and system features for person recognition from humming. International Journal of Speech Technology 15 (3) (SEP 01): Roychowdhury, Sohini, Dara D. Koozekanani, and Keshab K. Parhi Screening fundus images for diabetic retinopathy. Conference Record - Asilomar Conference on Signals, Systems and Computers. 2012: /ACSSC Salehi, Sayed Ahmad, Rasoul Amirfattahi, and Keshab K. Parhi Efficient folded VLSI architectures for linear prediction error filters. Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2012: / Xu, Tingting, Massoud Stephane, and Keshab K. Parhi Selection of abnormal neural oscillation patterns associated with sentence-level language disorder in schizophrenia. Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS. 2012: /EMBC
5 Zhang, Chuan, and Keshab K. Parhi A network-efficient nonbinary QC-LDPC decoder architecture. IEEE Transactions on Circuits and Systems I: Regular Papers 59 (6) (JAN 01): Zhang, Chuan, Bo Yuan, and Keshab K. Parhi Reduced-latency SC polar decoder architectures. IEEE International Conference on Communications. 2012: /ICC Brown, M. J., Theoden Netoff, and Keshab K. Parhi A low complexity seizure prediction algorithm. Paper presented at IEEE Engineering in Medicine and Biology Society (EMBC). Park, Yun, Lan Luo, Keshab K. Parhi, and Theoden Netoff Seizure prediction with spectral power of EEG using cost-sensitive support vector machines. Epilepsia 52 (10) (OCT):
An Efficient Design of Parallel Pipelined FFT Architecture
www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 3, Issue 10 October, 2014 Page No. 8926-8931 An Efficient Design of Parallel Pipelined FFT Architecture Serin
DESIGN AND IMPLEMENTATION OF FFT ARCHITECTURE FOR REAL-VALUED SIGNALS BASED ON RADIX-2 3 ALGORITHM
DESIGN AND IMPLEMENTATION OF FFT ARCHITECTURE FOR REAL-VALUED SIGNALS BASED ON RADIX-2 3 ALGORITHM 1 Pradnya Zode, 2 A.Y. Deshmukh and 3 Abhilesh S. Thor 1,3 Assistnant Professor, Yeshwantrao Chavan College
Architecture for Canonic RFFT based on Canonic Sign Digit Multiplier and Carry Select Adder
Architecture for Canonic based on Canonic Sign Digit Multiplier and Carry Select Adder Pradnya Zode Research Scholar, Department of Electronics Engineering. G.H. Raisoni College of engineering, Nagpur,
CURRICULUM VITAE. Keshab K. Parhi February 23,
CURRICULUM VITAE Keshab K. Parhi February 23, 2018 Email: parhi@umn.edu http://ece.umn.edu/users/parhi EDUCATION Ph.D., Electrical Engineering and Computer Sciences, University of California, Berkeley,
High-performance Parallel Concatenated Polar-CRC Decoder Architecture
JOURAL OF SEMICODUCTOR TECHOLOGY AD SCIECE, VOL.8, O.5, OCTOBER, 208 ISS(Print) 598-657 https://doi.org/0.5573/jsts.208.8.5.560 ISS(Online) 2233-4866 High-performance Parallel Concatenated Polar-CRC Decoder
High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL
High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL E.Sangeetha 1 ASP and D.Tharaliga 2 Department of Electronics and Communication Engineering, Tagore College of Engineering and Technology,
Design Of A Parallel Pipelined FFT Architecture With Reduced Number Of Delays
Design Of A Parallel Pipelined FFT Architecture With Reduced Number Of Delays Kiranraj A. Tank Department of Electronics Y.C.C.E, Nagpur, Maharashtra, India Pradnya P. Zode Department of Electronics Y.C.C.E,
Sno Projects List IEEE. High - Throughput Finite Field Multipliers Using Redundant Basis For FPGA And ASIC Implementations
Sno Projects List IEEE 1 High - Throughput Finite Field Multipliers Using Redundant Basis For FPGA And ASIC Implementations 2 A Generalized Algorithm And Reconfigurable Architecture For Efficient And Scalable
Error Patterns in Belief Propagation Decoding of Polar Codes and Their Mitigation Methods
Error Patterns in Belief Propagation Decoding of Polar Codes and Their Mitigation Methods Shuanghong Sun, Sung-Gun Cho, and Zhengya Zhang Department of Electrical Engineering and Computer Science University
SIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS
INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 SIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS 1 T.Thomas Leonid, 2 M.Mary Grace Neela, and 3 Jose Anand
IN SEVERAL wireless hand-held systems, the finite-impulse
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 51, NO. 1, JANUARY 2004 21 Power-Efficient FIR Filter Architecture Design for Wireless Embedded System Shyh-Feng Lin, Student Member,
MULTI-LEVEL STOCHASTIC PROCESSING CIRCUITS
. Porto Alegre, 29 de abril a 3 de maio de 2013 MULTI-LEVEL STOCHASTIC PROCESSING CIRCUITS KONZGEN, PIETRO SERPA pietroserpa@yahoo.com.br INSTITUTO FEDERAL SUL-RIO-GRANDENSE SOUZA JR, ADÃO ANTÔNIO adaojr@gmail.com
Design of Digital FIR Filter using Modified MAC Unit
Design of Digital FIR Filter using Modified MAC Unit M.Sathya 1, S. Jacily Jemila 2, S.Chitra 3 1, 2, 3 Assistant Professor, Department Of ECE, Prince Dr K Vasudevan College Of Engineering And Technology
Lixin Duan. Basic Information.
Lixin Duan Basic Information Research Interests Professional Experience www.lxduan.info lxduan@gmail.com Machine Learning: Transfer learning, multiple instance learning, multiple kernel learning, many
JDT LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER
JDT-003-2013 LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER 1 Geetha.R, II M Tech, 2 Mrs.P.Thamarai, 3 Dr.T.V.Kirankumar 1 Dept of ECE, Bharath Institute of Science and Technology
IMAGE TYPE WATER METER CHARACTER RECOGNITION BASED ON EMBEDDED DSP
IMAGE TYPE WATER METER CHARACTER RECOGNITION BASED ON EMBEDDED DSP LIU Ying 1,HAN Yan-bin 2 and ZHANG Yu-lin 3 1 School of Information Science and Engineering, University of Jinan, Jinan 250022, PR China
XJ-BP: Express Journey Belief Propagation Decoding for Polar Codes
XJ-BP: Express Journey Belief Propagation Decoding for Polar Codes Jingwei Xu, Tiben Che, Gwan Choi Department of Electrical and Computer Engineering Texas A&M University College Station, Texas 77840 Email:
Clipping Noise Cancellation Based on Compressed Sensing for Visible Light Communication
Clipping Noise Cancellation Based on Compressed Sensing for Visible Light Communication Presented by Jian Song jsong@tsinghua.edu.cn Tsinghua University, China 1 Contents 1 Technical Background 2 System
Implementation of Text to Speech Conversion
Implementation of Text to Speech Conversion Chaw Su Thu Thu 1, Theingi Zin 2 1 Department of Electronic Engineering, Mandalay Technological University, Mandalay 2 Department of Electronic Engineering,
High Speed Vedic Multiplier Designs Using Novel Carry Select Adder
High Speed Vedic Multiplier Designs Using Novel Carry Select Adder 1 chintakrindi Saikumar & 2 sk.sahir 1 (M.Tech) VLSI, Dept. of ECE Priyadarshini Institute of Technology & Management 2 Associate Professor,
INTERNATIONAL JOURNAL OF PROFESSIONAL ENGINEERING STUDIES Volume VIII /Issue 1 / DEC 2016
VLSI DESIGN OF A HIGH SPEED PARTIALLY PARALLEL ENCODER ARCHITECTURE THROUGH VERILOG HDL Pagadala Shivannarayana Reddy 1 K.Babu Rao 2 E.Rama Krishna Reddy 3 A.V.Prabu 4 pagadala1857@gmail.com 1,baburaokodavati@gmail.com
Adaptive Modulation with Customised Core Processor
Indian Journal of Science and Technology, Vol 9(35), DOI: 10.17485/ijst/2016/v9i35/101797, September 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Adaptive Modulation with Customised Core Processor
ENCODER ARCHITECTURE FOR LONG POLAR CODES
ENCODER ARCHITECTURE FOR LONG POLAR CODES Laxmi M Swami 1, Dr.Baswaraj Gadgay 2, Suman B Pujari 3 1PG student Dept. of VLSI Design & Embedded Systems VTU PG Centre Kalaburagi. Email: laxmims0333@gmail.com
FOR THE PAST few years, there has been a great amount
IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 53, NO. 4, APRIL 2005 549 Transactions Letters On Implementation of Min-Sum Algorithm and Its Modifications for Decoding Low-Density Parity-Check (LDPC) Codes
Index Terms. Adaptive filters, Reconfigurable filter, circuit optimization, fixed-point arithmetic, least mean square (LMS) algorithms. 1.
DESIGN AND IMPLEMENTATION OF HIGH PERFORMANCE ADAPTIVE FILTER USING LMS ALGORITHM P. ANJALI (1), Mrs. G. ANNAPURNA (2) M.TECH, VLSI SYSTEM DESIGN, VIDYA JYOTHI INSTITUTE OF TECHNOLOGY (1) M.TECH, ASSISTANT
A Survey on Power Reduction Techniques in FIR Filter
A Survey on Power Reduction Techniques in FIR Filter 1 Pooja Madhumatke, 2 Shubhangi Borkar, 3 Dinesh Katole 1, 2 Department of Computer Science & Engineering, RTMNU, Nagpur Institute of Technology Nagpur,
High-Speed Stochastic Circuits Using Synchronous Analog Pulses
High-Speed Stochastic Circuits Using Synchronous Analog Pulses M. Hassan Najafi and David J. Lilja najaf@umn.edu, lilja@umn.edu Department of Electrical and Computer Engineering, University of Minnesota,
A Taxonomy of Parallel Prefix Networks
A Taxonomy of Parallel Prefix Networks David Harris Harvey Mudd College / Sun Microsystems Laboratories 31 E. Twelfth St. Claremont, CA 91711 David_Harris@hmc.edu Abstract - Parallel prefix networks are
DESIGN OF MULTIPLE CONSTANT MULTIPLICATION ALGORITHM FOR FIR FILTER
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 3, March 2014,
Orthogonal Cyclic Prefix for Time Synchronization in MIMO-OFDM
Orthogonal Cyclic Prefix for Time Synchronization in MIMO-OFDM Gajanan R. Gaurshetti & Sanjay V. Khobragade Dr. Babasaheb Ambedkar Technological University, Lonere E-mail : gaurshetty@gmail.com, svk2305@gmail.com
Fixed Point Lms Adaptive Filter Using Partial Product Generator
Fixed Point Lms Adaptive Filter Using Partial Product Generator Vidyamol S M.Tech Vlsi And Embedded System Ma College Of Engineering, Kothamangalam,India vidyas.saji@gmail.com Abstract The area and power
Low Complexity Belief Propagation Polar Code Decoder
Low Complexity Belief Propagation Polar Code Decoder Syed Mohsin Abbas, YouZhe Fan, Ji Chen and Chi-Ying Tsui VLSI Research Laboratory, Department of Electronic and Computer Engineering Hong Kong University
A 32 Gbps 2048-bit 10GBASE-T Ethernet Energy Efficient LDPC Decoder with Split-Row Threshold Decoding Method
A 32 Gbps 248-bit GBASE-T Ethernet Energy Efficient LDPC Decoder with Split-Row Threshold Decoding Method Tinoosh Mohsenin and Bevan M. Baas VLSI Computation Lab, ECE Department University of California,
Combination of SDC-SDF Architecture for I/O Pipelined Radix-2 FFT
Combination of SDC-SDF Architecture for I/O Pipelined Radix-2 FFT G.Chandrabrahmini M.Tech Student, Stanley Stephen College of Engineering & Technology, Panchalingala, Kurnool - 518004. A.P. N.Praveen
An Improved Adaptive Median Filter for Image Denoising
2010 3rd International Conference on Computer and Electrical Engineering (ICCEE 2010) IPCSIT vol. 53 (2012) (2012) IACSIT Press, Singapore DOI: 10.7763/IPCSIT.2012.V53.No.2.64 An Improved Adaptive Median
A Complete Real-Time a Baseband Receiver Implemented on an Array of Programmable Processors
A Complete Real-Time 802.11a Baseband Receiver Implemented on an Array of Programmable Processors ACSSC 2008 Pacific Grove, CA Anh Tran, Dean Truong and Bevan Baas VLSI Computation Lab, ECE Department,
Design of an optimized multiplier based on approximation logic
ISSN:2348-2079 Volume-6 Issue-1 International Journal of Intellectual Advancements and Research in Engineering Computations Design of an optimized multiplier based on approximation logic Dhivya Bharathi
Classifying the Brain's Motor Activity via Deep Learning
Final Report Classifying the Brain's Motor Activity via Deep Learning Tania Morimoto & Sean Sketch Motivation Over 50 million Americans suffer from mobility or dexterity impairments. Over the past few
Journal Papers. No. Title
Journal Papers No. Title 1 2 3 4 5 6 7 8 M.-L. Wang, C.-P. Li*, and W.-J. Huang, Semi-blind channel estimation and precoding scheme in two-way multi-relay networks, IEEE Trans. on Signal Processing, Accepted,
ISSN:
308 Vol 04, Issue 03; May - June 013 http://ijves.com ISSN: 49 6556 VLSI Implementation of low Cost and high Speed convolution Based 1D Discrete Wavelet Transform POOJA GUPTA 1, SAROJ KUMAR LENKA 1 Department
A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT Zeke Wang, Xue Liu, Bingsheng He, and Feng Yu Abstract We present
To appear in IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, February 2002.
To appear in IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, February 2002. 3.5. A 1.3 GSample/s 10-tap Full-rate Variable-latency Self-timed FIR filter
Mohammad Jaber Borran
Mohammad Jaber Borran Department 6100 Main Street, MS-366 Phone: (713) 823-7938 Fax: (734) 758-7317 Email: mohammad@rice.edu URL: http://www.ece.rice.edu/ mohammad Education Ph.D. in, Expected May 2003,
An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors
An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors T.N.Priyatharshne Prof. L. Raja, M.E, (Ph.D) A. Vinodhini ME VLSI DESIGN Professor, ECE DEPT ME VLSI DESIGN
Iterative Detection and Decoding with PIC Algorithm for MIMO-OFDM Systems
, 2009, 5, 351-356 doi:10.4236/ijcns.2009.25038 Published Online August 2009 (http://www.scirp.org/journal/ijcns/). Iterative Detection and Decoding with PIC Algorithm for MIMO-OFDM Systems Zhongpeng WANG
VLSI Implementation of Area-Efficient and Low Power OFDM Transmitter and Receiver
Indian Journal of Science and Technology, Vol 8(18), DOI: 10.17485/ijst/2015/v8i18/63062, August 2015 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 VLSI Implementation of Area-Efficient and Low Power
Adaptive Speech Enhancement Using Partial Differential Equations and Back Propagation Neural Networks
Australian Journal of Basic and Applied Sciences, 4(7): 2093-2098, 2010 ISSN 1991-8178 Adaptive Speech Enhancement Using Partial Differential Equations and Back Propagation Neural Networks 1 Mojtaba Bandarabadi,
An Efficient Method for Implementation of Convolution
IAAST ONLINE ISSN 2277-1565 PRINT ISSN 0976-4828 CODEN: IAASCA International Archive of Applied Sciences and Technology IAAST; Vol 4 [2] June 2013: 62-69 2013 Society of Education, India [ISO9001: 2008
Design of NCO by Using CORDIC Algorithm in ASIC-FPGA Technology
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 9 (2013), pp. 1109-1114 Research India Publications http://www.ripublication.com/aeee.htm Design of NCO by Using CORDIC
AN EFFICIENT DESIGN OF ROBA MULTIPLIERS 1 BADDI. MOUNIKA, 2 V. RAMA RAO M.Tech, Assistant professor
AN EFFICIENT DESIGN OF ROBA MULTIPLIERS 1 BADDI. MOUNIKA, 2 V. RAMA RAO M.Tech, Assistant professor 1,2 Eluru College of Engineering and Technology, Duggirala, Pedavegi, West Godavari, Andhra Pradesh,
Sign-Select Lookahead CORDIC based High-Speed QR Decomposition Architecture for MIMO Receiver Applications
DOI:10.5573/JSTS.2011.11.1.006 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.11, NO.1, MARCH, 2011 Sign-Select Lookahead CORDIC based High-Speed QR Decomposition Architecture for MIMO Receiver Applications
Data Word Length Reduction for Low-Power DSP Software
EE382C: LITERATURE SURVEY, APRIL 2, 2004 1 Data Word Length Reduction for Low-Power DSP Software Kyungtae Han Abstract The increasing demand for portable computing accelerates the study of minimizing power
DSP Design Lecture 1. Introduction and DSP Basics. Fredrik Edman, PhD
DSP Design Lecture 1 Introduction and DSP Basics Fredrik Edman, PhD fredrik.edman@eit.lth.se Lecturers Fredrik Edman (course responsible) Mail: fredrik.edman@eit.lth.se Room E:2538 Mojtaba Mahdavi (exercises
Globally Asynchronous Locally Synchronous (GALS) Microprogrammed Parallel FIR Filter
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 5, Ver. II (Sep. - Oct. 2016), PP 15-21 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Globally Asynchronous Locally
Design of Area and Power Efficient FIR Filter Using Truncated Multiplier Technique
Design of Area and Power Efficient FIR Filter Using Truncated Multiplier Technique TALLURI ANUSHA *1, and D.DAYAKAR RAO #2 * Student (Dept of ECE-VLSI), Sree Vahini Institute of Science and Technology,
PRECISION FOR 2-D DISCRETE WAVELET TRANSFORM PROCESSORS
PRECISION FOR 2-D DISCRETE WAVELET TRANSFORM PROCESSORS Michael Weeks Department of Computer Science Georgia State University Atlanta, GA 30303 E-mail: mweeks@cs.gsu.edu Abstract: The 2-D Discrete Wavelet
Performance Comparison of Channel Estimation Technique using Power Delay Profile for MIMO OFDM
Performance Comparison of Channel Estimation Technique using Power Delay Profile for MIMO OFDM 1 Shamili Ch, 2 Subba Rao.P 1 PG Student, SRKR Engineering College, Bhimavaram, INDIA 2 Professor, SRKR Engineering
CORRELATION BASED SNR ESTIMATION IN OFDM SYSTEM
CORRELATION BASED SNR ESTIMATION IN OFDM SYSTEM Suneetha Kokkirigadda 1 & Asst.Prof.K.Vasu Babu 2 1.ECE, Vasireddy Venkatadri Institute of Technology,Namburu,A.P,India 2.ECE, Vasireddy Venkatadri Institute
Low power and Area Efficient MDC based FFT for Twin Data Streams
RESEARCH ARTICLE OPEN ACCESS Low power and Area Efficient MDC based FFT for Twin Data Streams M. Hemalatha 1, R. Ashok Chaitanya Varma 2 1 ( M.Tech -VLSID Student, Department of Electronics and Communications
International Journal of Advanced Research in Computer Science and Software Engineering
Volume 2, Issue 8, August 2012 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Implementation
Address: 9110 Judicial Dr., Apt. 8308, San Diego, CA Phone: (240) URL:
Yongle Wu CONTACT INFORMATION Address: 9110 Judicial Dr., Apt. 8308, San Diego, CA 92122 Phone: (240)678-6461 Email: wuyongle@gmail.com URL: http://www.cspl.umd.edu/yongle/ EDUCATION University of Maryland,
Innovative Approach Architecture Designed For Realizing Fixed Point Least Mean Square Adaptive Filter with Less Adaptation Delay
Innovative Approach Architecture Designed For Realizing Fixed Point Least Mean Square Adaptive Filter with Less Adaptation Delay D.Durgaprasad Department of ECE, Swarnandhra College of Engineering & Technology,
International Journal of Scientific & Engineering Research, Volume 5, Issue 11, November ISSN
International Journal of Scientific & Engineering Research, Volume 5, Issue 11, November-2014 1470 Design and implementation of an efficient OFDM communication using fused floating point FFT Pamidi Lakshmi
Merging Propagation Physics, Theory and Hardware in Wireless. Ada Poon
HKUST January 3, 2007 Merging Propagation Physics, Theory and Hardware in Wireless Ada Poon University of Illinois at Urbana-Champaign Outline Multiple-antenna (MIMO) channels Human body wireless channels
Anju 1, Amit Ahlawat 2
Orthogonal Frequency Division Multiplexing Anju 1, Amit Ahlawat 2 1 Hindu College of Engineering, Sonepat 2 Shri Baba Mastnath Engineering College Rohtak Abstract: OFDM was introduced in the 1950s but
2 Assistant Professor, Dept of ECE, Universal College of Engineering & Technology, AP, India,
ISSN 2319-8885 Vol.03,Issue.41 November-2014, Pages:8270-8274 www.ijsetr.com E. HEMA DURGA 1, K. BABU RAO 2 1 PG Scholar, Dept of ECE, Universal College of Engineering & Technology, AP, India, E-mail:
IJMIE Volume 2, Issue 4 ISSN:
Reducing PAPR using PTS Technique having standard array in OFDM Deepak Verma* Vijay Kumar Anand* Ashok Kumar* Abstract: Orthogonal frequency division multiplexing is an attractive technique for modern
Progressive Image Transmission Using OFDM System
Progressive Image Transmission Using OFDM System Abhijit S. Andure 1, Prof. S. M. Shende 2 Abstract Orthogonal frequency division multiplexing (OFDM) is growing up as an efficient modulation technique
SIGNAL PROCESSING OF POWER QUALITY DISTURBANCES
SIGNAL PROCESSING OF POWER QUALITY DISTURBANCES MATH H. J. BOLLEN IRENE YU-HUA GU IEEE PRESS SERIES I 0N POWER ENGINEERING IEEE PRESS SERIES ON POWER ENGINEERING MOHAMED E. EL-HAWARY, SERIES EDITOR IEEE
Design of 8-4 and 9-4 Compressors Forhigh Speed Multiplication
American Journal of Applied Sciences 10 (8): 893-900, 2013 ISSN: 1546-9239 2013 R. Marimuthu et al., This open access article is distributed under a Creative Commons Attribution (CC-BY) 3.0 license doi:10.3844/ajassp.2013.893.900
Automatic Morse Code Recognition Under Low SNR
2nd International Conference on Mechanical, Electronic, Control and Automation Engineering (MECAE 2018) Automatic Morse Code Recognition Under Low SNR Xianyu Wanga, Qi Zhaob, Cheng Mac, * and Jianping
A Novel Approach in Pipeline Architecture for 64-Point FFT Processor without ROM
A Novel Approach in Pipeline Architecture for 64-Point FFT Processor without ROM A.Manimaran, Dr.S.K.Sudheer, Manu.K.Harshan Associate Professor, Department of ECE, Karpaga Vinayaga College of Engineering
Multiple-Input Multiple-Output OFDM with Index Modulation Using Frequency Offset
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 3, Ver. I (May.-Jun. 2017), PP 56-61 www.iosrjournals.org Multiple-Input Multiple-Output
A Comparative Study on Direct form -1, Broadcast and Fine grain structure of FIR digital filter
A Comparative Study on Direct form -1, Broadcast and Fine grain structure of FIR digital filter Jaya Bar Madhumita Mukherjee Abstract-This paper presents the VLSI architecture of pipeline digital filter.
Implementation and Complexity Analysis of List Sphere Detector for MIMO-OFDM systems
Implementation and Complexity Analysis of List Sphere Detector for MIMO-OFDM systems Markus Myllylä University of Oulu, Centre for Wireless Communications markus.myllyla@ee.oulu.fi Outline Introduction
Implementation of Memory Less Based Low-Complexity CODECS
Implementation of Memory Less Based Low-Complexity CODECS K.Vijayalakshmi, I.V.G Manohar & L. Srinivas Department of Electronics and Communication Engineering, Nalanda Institute Of Engineering And Technology,
Fast Fourier Transform: VLSI Architectures
Fast Fourier Transform: VLSI Architectures Lecture Vladimir Stojanović 6.97 Communication System Design Spring 6 Massachusetts Institute of Technology Cite as: Vladimir Stojanovic, course materials for
4-206 CST Voice: (315) (o), (315) (m) Department of EECS Fax: (315)
Hao Chen Contact Information Research Interests Education 4-206 CST Voice: (315) 443-4416 (o), (315) 569-3454 (m) Department of EECS Fax: (315) 443-2583 Syracuse University E-mail: hchen21@syr.edu Syracuse,
AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS
AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS Satish Mohanakrishnan and Joseph B. Evans Telecommunications & Information Sciences Laboratory Department of Electrical Engineering
Vol. 4, No. 4 April 2013 ISSN Journal of Emerging Trends in Computing and Information Sciences CIS Journal. All rights reserved.
FPGA Implementation Platform for MIMO- Based on UART 1 Sherif Moussa,, 2 Ahmed M.Abdel Razik, 3 Adel Omar Dahmane, 4 Habib Hamam 1,3 Elec and Comp. Eng. Department, Université du Québec à Trois-Rivières,
Performance Improvement in OFDM System with Interleaving and Blanking over Impulse Noise Environment
Performance Improvement in OFDM System with Interleaving and Blanking over Impulse Noise Environment Merin Elsa Mathew #1, J.Jeevitha *2, Reethu K #3,Anusha Chacko* 4 # Department of Electronics and Communication,
Design of Multiplier Less 32 Tap FIR Filter using VHDL
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of Multiplier Less 32 Tap FIR Filter using VHDL Abul Fazal Reyas Sarwar 1, Saifur Rahman 2 1 (ECE, Integral University, India)
Trade-Offs in Multiplier Block Algorithms for Low Power Digit-Serial FIR Filters
Proceedings of the th WSEAS International Conference on CIRCUITS, Vouliagmeni, Athens, Greece, July -, (pp3-39) Trade-Offs in Multiplier Block Algorithms for Low Power Digit-Serial FIR Filters KENNY JOHANSSON,
CARRY SAVE COMMON MULTIPLICAND MONTGOMERY FOR RSA CRYPTOSYSTEM
American Journal of Applied Sciences 11 (5): 851-856, 2014 ISSN: 1546-9239 2014 Science Publication doi:10.3844/ajassp.2014.851.856 Published Online 11 (5) 2014 (http://www.thescipub.com/ajas.toc) CARRY
A New Preamble Aided Fractional Frequency Offset Estimation in OFDM Systems
A New Preamble Aided Fractional Frequency Offset Estimation in OFDM Systems Soumitra Bhowmick, K.Vasudevan Department of Electrical Engineering Indian Institute of Technology Kanpur, India 208016 Abstract
An FPGA Based Low Power Multiplier for FFT in OFDM Systems Using Precomputations
An FPGA Based Low Power Multiplier for FFT in OFDM Systems Using Precomputations Mokhtar Aboelaze Dept of Electrical Engineering and Computer Science Lassonde School of Engineering York University Toronto
A Broadband Planar Quasi-Yagi Antenna with a Modified Bow-Tie Driver for Multi-Band 3G/4G Applications
Progress In Electromagnetics Research C, Vol. 71, 59 67, 2017 A Broadband Planar Quasi-Yagi Antenna with a Modified Bow-Tie Driver for Multi-Band 3G/4G Applications Tinghui Zhao 1,YangXiong 1,XianYu 1,
Low Power FIR Filter Design Based on Bitonic Sorting of an Hardware Optimized Multiplier S. KAVITHA POORNIMA 1, D.RAHUL.M.S 2
ISSN 2319-8885 Vol.03,Issue.38 November-2014, Pages:7763-7767 www.ijsetr.com Low Power FIR Filter Design Based on Bitonic Sorting of an Hardware Optimized Multiplier S. KAVITHA POORNIMA 1, D.RAHUL.M.S
CS 6135 VLSI Physical Design Automation Fall 2003
CS 6135 VLSI Physical Design Automation Fall 2003 1 Course Information Class time: R789 Location: EECS 224 Instructor: Ting-Chi Wang ( ) EECS 643, (03) 5742963 tcwang@cs.nthu.edu.tw Office hours: M56R5
Low Power 3-2 and 4-2 Adder Compressors Implemented Using ASTRAN
XXVII SIM - South Symposium on Microelectronics 1 Low Power 3-2 and 4-2 Adder Compressors Implemented Using ASTRAN Jorge Tonfat, Ricardo Reis jorgetonfat@ieee.org, reis@inf.ufrgs.br Grupo de Microeletrônica
An FPGA 1Gbps Wireless Baseband MIMO Transceiver
An FPGA 1Gbps Wireless Baseband MIMO Transceiver Center the Authors Names Here [leave blank for review] Center the Affiliations Here [leave blank for review] Center the City, State, and Country Here (address
IJMIE Volume 2, Issue 5 ISSN:
Systematic Design of High-Speed and Low- Power Digit-Serial Multipliers VLSI Based Ms.P.J.Tayade* Dr. Prof. A.A.Gurjar** Abstract: Terms of both latency and power Digit-serial implementation styles are
DAV Institute of Engineering & Technology Department of ECE. Course Outcomes
DAV Institute of Engineering & Technology Department of ECE Course Outcomes Upon successful completion of this course, the student will intend to apply the various outcome as:: BTEC-301, Analog Devices
Random Signals Detection Estimation And Data Analysis Solution Manual
Random Signals Detection Estimation And Data Analysis Solution Manual Random Signals Detection Estimation And Data Analysis Solution Manual Editors Samsung Anyway S102 Manual by Staff on February 27, 2009
The Metrics and Designs of an Arithmetic Logic Function over
The Metrics and Designs of an Arithmetic Logic Function over 2002-2015 Jimmy Vallejo Department of Electrical and Computer Engineering University of Central Flida Orlando, FL 32816-2362 Abstract There
An Efficient Reconfigurable Fir Filter based on Twin Precision Multiplier and Low Power Adder
An Efficient Reconfigurable Fir Filter based on Twin Precision Multiplier and Low Power Adder Sony Sethukumar, Prajeesh R, Sri Vellappally Natesan College of Engineering SVNCE, Kerala, India. Manukrishna
Design and Implementation of Digit Serial Fir Filter
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 11, November 2015, PP 15-22 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Design and Implementation of Digit Serial
Multiple Constant Multiplication for Digit-Serial Implementation of Low Power FIR Filters
Multiple Constant Multiplication for igit-serial Implementation of Low Power FIR Filters KENNY JOHANSSON, OSCAR GUSTAFSSON, and LARS WANHAMMAR epartment of Electrical Engineering Linköping University SE-8
Design of Baugh Wooley Multiplier with Adaptive Hold Logic. M.Kavia, V.Meenakshi
International Journal of Scientific & Engineering Research, Volume 6, Issue 4, April-2015 105 Design of Baugh Wooley Multiplier with Adaptive Hold Logic M.Kavia, V.Meenakshi Abstract Mostly, the overall
Low-Complexity High-Order Vector-Based Mismatch Shaping in Multibit ΔΣ ADCs Nan Sun, Member, IEEE, and Peiyan Cao, Student Member, IEEE
872 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 12, DECEMBER 2011 Low-Complexity High-Order Vector-Based Mismatch Shaping in Multibit ΔΣ ADCs Nan Sun, Member, IEEE, and Peiyan