OE CLKC CLKT PL PL PL PL602-39
|
|
- Jordan Nash
- 5 years ago
- Views:
Transcription
1 PL602-3x XIN VDD / * SEL0^ / VDD* SEL^ FEATURES Selectable 750kHz to 800MHz range. Low phase noise output -27dBc/Hz for 0kHz offset -5dBc/Hz for 0kHz offset LVCMOS (PL602-37), LVPECL (PL and PL602-38) or LVDS (PL602-39) output. 2MHz to 25MHz crystal input. No external crystal load capacitors required. Output Enable selector. Selectable /6 to x32 frequency divider/multiplier. 3.3V operation. Available in 6-Pin TSSOP or 6-pin 3x3mm QFN GREEN/RoHS compliant packages. PIN CONFIGURATION (Top View) VDD XIN X SEL3^ SEL2^ OE TSSOP-6L 9 SEL0^ SEL^ CLKC VDD CLKT DESCRIPTION The PL (LVPECL with inverted OE), PL (LVCMOS), PL (LVPECL), and PL (LVDS) are high performance and low phase noise XO IC chips. They provide phase noise performance as low as 27dBc at 0kHz offset (at 55MHz), by multiplying the input crystal frequency up to 32x. The very low jitter makes them ideal for a wide range of applications, including SONET/SDH and FEC. They accept fundamental parallel resonant mode crystals from 2MHz to 25MHz. X SEL3^ SEL2^ OE PL602-3x CLKC VDD CLKT BLOCK DIAGRAM SEL[3:0] XIN X Oscillator Amplifier w/ integrated load cap. PLL (Phase Locked Loop) PLL by-pass PL602-3x OE CLKC CLKT ^: Internal pull -up *: On QFN package, PL /-38 do not have SEL0 available: Pin 0 is VDD, pin is. However, PL602-37/-39 have SEL0 (pin 0), and pin is VDD. See pin assignment table for d etails. Note: On QFN package there is a large center pad for thermal relief. This pad needs to be connected to. PUT ENABLE LOGICAL LEVELS Part # OE State PL PL PL PL QFN-6L 0 (Default) Output enabled Tri-state 0 Tri-state (Default) Output enabled OE input: Logical states defined by LVPECL levels for PL Logical states defined by LVCMOS levels for PL602-37/ -39 Micrel Inc. 280 Fortune Drive San Jose, CA 953 USA tel +(408) fax +(408) Rev 03/07/202 Page
2 FREQUENCY SELECTION TABLE SEL3 SEL2 SEL SEL0 Selected Multiplier 0 0 Fin x Fin / 8 0 Fin x Fin / Fin / 6 0 Fin x Fin / 4 0 Fin x 8 0 Fin x 6 No multiplication Note: SEL0 is not available (always ) for PL and PL in 3x3mm package PIN DESCRIPTIONS PL and PL (see next page for PL602-37/-39) Name TSSOP Pin number 3x3mm QFN Pin number Type Description XIN 2 2 I Crystal input (See Crystal Specification on page 4) X 3 3 I Crystal output (See Crystal Specification on page 4 ) OE 6 6 I Output enable pin (See OE logic state table on page ) 7,8,9,0,4,2,3,4,8, P Ground connection CLKT 5 O LVPECL True output CLKC 3 7 O LVPECL Complementary output SEL0 6 Not available I SEL 5 9 I SEL2 5 5 I SEL3 4 4 I VDD, 2 6,0 P +3.3V power supply. Multiplier selector pins. These pins have an internal pullup that will default SEL to when not connected to. Micrel Inc. 280 Fortune Drive San Jose, CA 953 USA tel +(408) fax +(408) Rev 03/07/202 Page 2
3 PIN DESCRIPTIONS PL602-37/-39 (see previous page for PL602-35/-38) Name TSSOP Pin number 3x3mm QFN Pin number Type Description XIN 2 2 I Crystal input. See Crystal Specification on page 4. X 3 3 I Crystal output. See Crystal Specification on page 4. OE 6 6 I Output enable pin (see OE logic state table on page ). 7,8,9,0,4,2,3,4,8 P Ground. CLKT 5 O CLKC 3 7 O SEL0 6 0 I SEL 5 9 I SEL2 5 5 I SEL3 4 4 I LVDS True output for PL No Connect for PL VDD, 2 6, P +3.3V power supply. LVDS Complementary output for PL LVCMOS out for PL Multiplier selector pins. These pins have an internal pull-up that will default SELx to when not connected to. Micrel Inc. 280 Fortune Drive San Jose, CA 953 USA tel +(408) fax +(408) Rev 03/07/202 Page 3
4 ELECTRICAL SPECIFICATIONS. Absolute Maximum Ratings PARAMETERS SYMBOL MIN. MAX. UNITS Supply Voltage V DD 4.6 V Input Voltage, dc V I -0.5 V DD +0.5 V Output Voltage, dc V O -0.5 V DD +0.5 V Storage Temperature T S C Ambient Operating Temperature* T A C Junction Temperature T J 25 C Lead Temperature (soldering, 0s) 260 C ESD Protection, Human Body Model 2.5 kv Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. * Note: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only. 2. Crystal Specifications Crystal Resonator Frequency F XIN Parallel Fundamental Mode 2 25 MHz Crystal Loading Rating C L (x ta l) 20 pf Recommended ESR R E AT cut 30 Ω 3. General Electrical Specifications Supply Current, Dynamic (with Loaded Outputs) Operating Voltage Output Clock Duty Cycle Short Circuit Current I DD LVPECL/LVDS/ LVCMOS F <24MHz 60/28/5 24MHz< F O UT <96MHz 65/45/30 96MHz< F O UT <800MHz 00/80/40 V DD % V DD V DD.3V (LVPECL) ma % ma Micrel Inc. 280 Fortune Drive San Jose, CA 953 USA tel +(408) fax +(408) Rev 03/07/202 Page 4
5 4. Jitter Specifications PARAMETERS CONDITIONS FREQUENCY MIN. TYP. MAX. UNITS Period Jitter, RMS Period Jitter, Peak-to-Peak Integrated Jitter, RMS 5. Phase Noise Specifications With capacitive decoupling between V DD and. Over 0,000 cycles. With capacitive decoupling between V DD and. Over 0,000 cycles. Integrated 2 khz to 20 MHz 55.52MHz MHz MHz MHz MHz MHz 2.5 @00kHz UNITS Phase Noise, relative to carrier (typical) 55.52MHz MHz ps ps ps dbc/hz 6. LVCMOS Electrical Characteristics I OH V OH = V DD -0.4V, V DD =3.3V 0 ma Output drive current I OL V OL = 0.4V, V DD = 3.3V 0 ma Output Clock Rise/Fall Time 0.3V ~ 3.0V with 5 pf load 2.4 ns Micrel Inc. 280 Fortune Drive San Jose, CA 953 USA tel +(408) fax +(408) Rev 03/07/202 Page 5
6 7. LVDS Electrical Characteristics Output Differential Voltage V OD mv V DD Magnitude Change V OD mv Output High Voltage V OH R L = 00Ω.4.6 V Output Low Voltage V OL (see figure) 0.9. V Offset Voltage V OS V Offset Magnitude Change V OS mv Power-off Leakage I O XD V ou t = V DD or V DD = 0V 0 ua Output Short Circuit Current I O SD ma 8. LVDS Switching Characteristics Differential Clock Rise Time t r R L = 00Ω ns C L = 0 pf Differential Clock Fall Time t f (see figure) ns LVDS Levels Test Circuit LVDS Switching Test Circuit 50 C L = 0pF V OD V OS V DIFF R L = C L = 0pF LVDS Transistion Time Waveform 0V (Differential) 80% 80% V DIFF 0V 20% 20% t R t F Micrel Inc. 280 Fortune Drive San Jose, CA 953 USA tel +(408) fax +(408) Rev 03/07/202 Page 6
7 9. LVPECL Electrical Characteristics PARAMETERS SYMBOL CONDITIONS MIN. MAX. UNITS Output High Voltage V OH R L = 50Ω to (V DD 2V) V DD.025 V Output Low Voltage V OL (see figure) V DD.620 V 0. LVPECL Switching Characteristics Clock Rise Time t r ns 20%~80% of Waveform Clock Fall Time t f ns LVPECL Levels Test Circuit LVPECL Output Skew VDD 50? 2.0V 50% 50? tskew LVPECL Transistion Time Waveform DUTY CYCLE 45-55% 55-45% 80% 50% 20% tr tf Micrel Inc. 280 Fortune Drive San Jose, CA 953 USA tel +(408) fax +(408) Rev 03/07/202 Page 7
8 E DED PACKAGE INFORMATION (GREEN PACKAGE COMPLIANT) TSSOP-6L Symbol Dimension in MM Min. Max. A -.20 A b C D D E H L e 0.65 BSC A C E H A e B L QFN-6L e DDD Symbol Dimension (mm) Min Nom Max D L A A A b D b Pin Dot E D A E L e 0.50BSC SEATING PLANE A3 A Micrel Inc. 280 Fortune Drive San Jose, CA 953 USA tel +(408) fax +(408) Rev 03/07/202 Page 8
9 ORDERING INFORMATION For part ordering, please contact our Sales D epartment: 280 Fortune Drive, San Jose, CA 953, USA Tel: (408) Fax: (408) PART NUMBER The order number for this device is a combination of the following: Part number, Package type, Operating temperature range, shipping method PL602-3x X X - X Part Number None=Tube R=Tape & Reel Package Type O=TSSOP-6L Q=QFN-6L Temperature C=Commercial (0 C to 70 C) Part/Order Number Marking Package Option PL602-35OC P OC PL602-35OC-R LLLLL P602 PL602-35QC-R 35 LLL PL602-37OC P OC PL602-37OC-R LLLLL P602 PL602-37QC-R 37 LLL PL602-38OC P OC PL602-38OC-R LLLLL P602 PL602-38QC-R 38 LLL PL602-39OC P OC PL602-39OC-R LLLLL P602 PL602-39QC-R 39 LLL *Note: LLL and LLLLL designates lot number 6-Pin TSSOP Tube 6-Pin TSSOP (Tape and Reel) 6-Pin 3 3 QFN (Tape and Reel) 6-Pin TSSOP Tube 6-Pin TSSOP (Tape and Reel) 6-Pin 3 3 QFN (Tape and Reel) 6-Pin TSSOP Tube 6-Pin TSSOP (Tape and Reel) 6-Pin 3 3 QFN (Tape and Reel) 6-Pin TSSOP Tube 6-Pin TSSOP (Tape and Reel) 6-Pin 3 3 QFN (Tape and Reel) Micrel Inc. 280 Fortune Drive San Jose, CA 953 USA tel +(408) fax +(408) Rev 03/07/202 Page 9
10 Micrel Inc., reserves the right to make changes in its products or specifications, or both at any time without notice. The in formation furnished by Micrel is believed to be accurate and reliable. However, Micrel makes no guara ntee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product. LIFE SUPPORT POLICY: Micrel s products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Micrel Inc. Micrel Inc. 280 Fortune Drive San Jose, CA 953 USA tel +(408) fax + (408) Rev 03 /07/202 Page 0
PL High Speed Translator Buffer to LVDS FEATURES PIN CONFIGURATION
FEATURES Differential output Single AC coupled input (min. 100mV swing). Input range from 0 to 1.0GHz. 2.5V to 3.3V operation. Available in 8-Pin SOP or 3x3mm QFN GREEN/RoHS compliant packaging. PIN CONFIGURATION
More informationAnalog Frequency Multiplier
Analog Frequency Multiplier DESCRIPTION Analog Frequency Multipliers TM (AFMs) are the industry s first Balanced Oscillator utilizing analog multiplication of the fundamental frequency (at double or quadruple
More informationPL600-27T CLK0 XIN/FIN 1. Xtal Osc CLK1 XOUT CLK2. Low Power 3 Output XO PIN ASSIGNMENT FEATURES DESCRIPTION CLK2 GND VDD FIN CLK0 SOT23-6L
FEATURES 3 LVCMOS outputs with OE tri -state control Low current consumption: o
More informationLow-Power, 1.62V to 3.63V, 1MHz to 150MHz, 1:3 Fanout Buffer IC CLK2 VDD CLK0 SOT23-6L
FEATURES 3 LVCMOS Outputs 12mA Output Drive Strength Input/Output Frequency: o Reference Clock: 1MHz to 150MHz Supports LVCMOS or Sine Wave Input Clock Very Low Jitter and Phase Noise Low Current Consumption
More informationLow-Power, 1.62V to 3.63V, 1MHz To 150MHz, 1:2 Fanout Buffer IC OE CLK1. DFN-6L (2.0 x 1.3 x 0.6mm) FIN CLK1
FEATURES 2 LVCMOS Outputs Input/Output Frequency: 1MHz to 150MHz Supports LVCMOS or Sine Wave Input Clock Extremely low additive Jitter 8 ma Output Drive Strength Low Current Consumption Single 1.8V, 2.5V,
More informationPhase Detector. Charge Pump. F out = F VCO / (4*P)
PL611-30 FEATURES Advanced programmable PLL design Very low Jitter and Phase Noise (< 40ps Pk -Pk typ.) Supports complementary LVCMOS outputs to drive LVPECL and LVDS i nputs. Output Frequencies: o < 400MHz
More informationLow-Power 2.25V to 3.63V DC to 150MHz 1:6 Fanout Buffer IC DESCRIPTION
FEATURES 1:6 LVCMOS output fanout buffer for DC to 150MHz 8mA Output Drive Strength Low power consumption for portable applications Low input-output delay Output-Output skew less than 250ps Low Additive
More informationPL XIN CLK XOUT VCON. Xtal Osc. Varicap. Low Phase Noise VCXO (17MHz to 36MHz) PIN CONFIGURATION FEATURES DESCRIPTION BLOCK DIAGRAM
FEATURES PIN CONFIGURATION VCXO output for the 17MHz to 36MHz range Low phase noise (-130dBc @ 10kHz offset at 35.328MHz) LVCMOS output with OE tri-state control 17 to 36MHz fundamental crystal input Integrated
More information19MHz to 800MHz Low Phase-Noise XO PIN CONFIGURATION
PL685-XX FEATURES < 0.5ps RMS phase jitter (12kHz to 20MHz) at 622.08MHz 30ps max peak to peak period jitter Ultra Low-Power Consumption о < 90 ma @622MHz PECL output о
More informationLow Phase Noise, LVPECL VCXO (for 150MHz to 160MHz Fundamental Crystals) FEATURES. * Internal 60KΩ pull-up resistor
0.952mm VDD QB PL586-55/-58 FEATURES DIE CONFIGURATION Advanced non multiplier VCXO Design for High Performance Crystal Oscillators Input/Output Range: 150MHz to 160MHz Phase Noise Optimized for 155.52MHz:
More informationPL565-37/38 VCXO Family
(Preliminary) Analog Frequency Multiplier PRODUCT DESCRIPTION The Analog Frequency Multiplier (AFM) is the industry s first Balanced Oscillator utilizing analog multiplication of the fundamental frequency
More informationPL560/ VCXO Family
OSCOFF SEL GNDOSC VCON XIN VDDBUF QBAR Q GNDBUF (Prelim inary ) Analog Frequency Multiplier PRODUCT DESCRIPTION The Analog Frequency Multiplier (AFM) is the industry s first Balanced Oscillator utilizing
More information(Prelim inary ) Analog Frequency Multiplier. Oscillator Amplifier
OSCOFF SEL GNDOSC VCON XIN VDDBUF QBAR Q GNDBUF (Prelim inary ) Analog Frequency Multiplier PRODUCT DESCRIPTION The Analog Frequency Multiplier (AFM) is the industry s first Balanced Oscillator utilizing
More informationABB3009. High Speed Translator Buffer to LVDS ABB3009 FEATURES PIN CONFIGURATION
FEATURES Differential output Single AC coupled input (min. 100mV swing). Input range from DC to 1.0 GHz. 2.5V to 3.3V operation. Available in 8-Pin SOIC or 3x3mm QFN. DESCRIPTION The is a low cost, high
More informationCLK1 GND. Phase Detector F VCO = F REF * (2 * M/R) VCO. P-Counter (14-bit) F OUT = F VCO / (2 * P) Programming Logic
PL611s-19 PL611s-19 FEATURES Designed for Very Low-Power applications Input Frequency, AC Coupled: o Reference Input: 1MHz to 125MHz o Accepts >0.1V input signal voltage Output Frequency up to 125MHz LVCMOS
More informationNote: ^ Deno tes 60K Ω Pull-up resisto r. Phase Detector F VCO = F REF * (M/R) F OUT = F VCO / P
FEATURES Advanced programmable PLL with Spread Spectrum Crystal or Reference Clock input o Fundamental crystal: 10MHz to 40MHz o Reference input: 1MHz to 200MHz Accepts 0.1V reference signal input voltage
More information19MHz to 250MHz Low Phase-Noise XO PAD CONFIGURATION
FEATURES < 0.6ps RMS phase jitter (12kHz to 20MHz) at 155.52MHz 30ps max peak to peak period jitter 8bit Switch Capacitor for ±50PPM crystal CLoad tuning о Load Capacitance Tuning Range: 8pF to 12pF Ultra
More informationFeatures. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
Flexible Ultra-Low Jitter Clock Synthesizer Clockworks FLEX General Description The SM802xxx series is a member of the ClockWorks family of devices from Micrel and provide an extremely low-noise timing
More information[S3,S0] REF_SEL. PLL (Phase Locked Loop)
ABX02 FEATURES Selectable multipliers (x2.5, x2.75, x3, x4.25, x5, x5.5, x5.75, x6, x6.25, x0, x, x.5, x2, x2.5). Crystal input range, 3MHz to 3MHz (see Selection Table for detailed acceptable input ranges).
More informationDESCRIPTION CLK1 CLK2 GND CLK1 CLK2 VDD CLK3 CLK4 VDD
PL123-05N PL123-09N FEATURES Output fanout buffer for DC to 134MHz Output Options: o 1:5 output fanout with PL123-05 o 1:9 output fanout with PL123-09 Low power consumption for portable applications Low
More information12-27 MHz XO IC with 1 Pair of LVDS and 1 CMOS Outputs
FETURES Low jitter XO for the 2MHz to 27MHz range. Integrated crystal load capacitor: no external load capacitor required. pair of LVDS outputs and CMOS output. 2-27 MHz fundamental crystal input. Low
More informationPhase Detector. Selectable / 1,/ 2,/4,/8. Selectable / 1,/2
Programming Logic PL611-01 FEATURES Advanced programmable PLL design Very low Jitter and Phase Noise (30-70ps Pk-Pk typical) Up to 3 programmable outputs Output frequency up to 200MHz CMOS. Accepts Crystal
More informationDESCRIPTION CLKA1 CLKA2 CLKA3 CLKA4 CLKB1 CLKB2 CLKB3 CLKB4
PL123-05 PL123-09 FEATURES DESCRIPTION Frequency Range 10MHz to 134 MHz Output Options: o 5 outputs PL123-05 o 9 outputs PL123-09 Zero input - output delay Optional Drive Strength: Standard (8mA) High
More informationThe PL is an advanced Spread Spectrum clock generator (SSCG), and a member of PicoPLL Programmable Clock family.
FEATURES Advanced programmable PLL with Spread Spectrum Reference Clock input o 1MHz to 200MHz Output Frequency o
More informationSM General Description. ClockWorks. Features. Applications. Block Diagram
ClockWorks PCI-e Octal 100MHz/200MHz Ultra-Low Jitter, HCSL Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise
More informationDESCRIPTION CLKOUT CLK2 CLK4 CLK1 VDD GND SOP-8L
FEATURES DESCRIPTION Frequency Range 10MHz to 220MHz Zero input - output delay. Low output-to-output skew. Optional Drive Strength: Standard (8mA) PL123E-05 High (12mA) PL123E-05H 2.5 or 3.3, ±10% operation.
More informationSM Features. General Description. Applications. Block Diagram
ClockWorks 10GbE (156.25MHz, 312.5MHz), Ultra-Low Jitter, LVPECL Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise
More informationFeatures. Applications
PCIe Fanout Buffer 267MHz, 8 HCSL Outputs with 2 Input MUX PrecisionEdge General Description The is a high-speed, fully differential 1:8 clock fanout buffer optimized to provide eight identical output
More informationLOW PHASE NOISE CLOCK MULTIPLIER. Features
DATASHEET Description The is a low-cost, low phase noise, high performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase noise multiplier. Using
More informationSM Features. General Description. Applications. Block Diagram. ClockWorks GbE (125MHz) Ultra-Low Jitter, LVPECL Frequency Synthesizer
ClockWorks GbE (125MHz) Ultra-Low Jitter, LVPECL Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise timing solution
More informationPL V-3.3V Low-Skew 1-4 Differential PECL Fanout Buffer
-48 FEATURES Four differential 2.5V/3.3V LVPECL output pairs. Output Frequency: 1GHz. Two selectable differential input pairs. Translates any standard single-ended or differential input format to LVPECL
More informationSM Features. General Description. Applications. Block Diagram. ClockWorks PCI-e Quad 100MHz Ultra-Low Jitter, HCSL Frequency Synthesizer
ClockWorks PCI-e Quad 100MHz Ultra-Low Jitter, HCSL Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise timing
More informationICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET
DATASHEET ICS601-01 Description The ICS601-01 is a low-cost, low phase noise, high-performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase
More informationSM ClockWorks 10-Gigabit Ethernet, MHz, Ultra-Low Jitter LVPECL Clock Frequency Synthesizer. General Description.
ClockWorks 10-Gigabit Ethernet, 156.25MHz, Ultra-Low Jitter LVPECL Clock Frequency Synthesizer General Description The is a 10-Gigabit Ethernet, 156.25MHz LVPECL clock frequency synthesizer and a member
More informationFeatures. Applications
267MHz 1:2 3.3V HCSL/LVDS Fanout Buffer PrecisionEdge General Description The is a high-speed, fully differential 1:2 clock fanout buffer with a 2:1 input MUX optimized to provide two identical output
More informationFeatures. Applications
PCIe Octal, Ultra-Low Jitter, HCSL Frequency Synthesizer General Description The PL607081 and PL607082 are members of the PCI Express family of devices from Micrel and provide extremely low-noise spread-spectrum
More informationICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS670-02 Description The ICS670-02 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. Part of IDT
More informationICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS670-04 Description The ICS670-04 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. It is identical
More informationPCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
More informationICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET
DATASHEET ICS552-01 Description The ICS552-01 produces 8 low-skew copies of the multiple input clock or fundamental, parallel-mode crystal. Unlike other clock drivers, these parts do not require a separate
More informationICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. IDT introduced
More informationICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS557-0 Description The ICS557-0 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 00 MHz in a small 8-pin SOIC package.
More informationFeatures VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND
DATASHEET Description The is a low cost, low jitter, high performance clock synthesizer for networking applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a.5 MHz or 5.00
More informationICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS511 Description The ICS511 LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationFeatures. Applications
Ultra-Precision, 8:1 MUX with Internal Termination and 1:2 LVPECL Fanout Buffer Precision Edge General Description The is a low-jitter, low-skew, high-speed 8:1 multiplexer with a 1:2 differential fanout
More informationICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET Description The generates four high-quality, high-frequency clock outputs. It is designed to replace multiple crystals and crystal oscillators in networking applications. Using ICS patented Phase-Locked
More informationICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental
More information2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features
DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501A Description The ICS501A LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationIDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET IDT5V60014 Description The IDT5V60014 is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques.
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501 Description The ICS501 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET
PRELIMINARY DATASHEET ICS348-22 Description The ICS348-22 synthesizer generates up to 9 high-quality, high-frequency clock outputs including multiple reference clocks from a low frequency crystal or clock
More informationICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS512 Description The ICS512 is the most cost effective way to generate a high-quality, high frequency clock output and a reference clock from a lower frequency crystal or clock input. The name
More informationMK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2771-16 Description The MK2771-16 is a low-cost, low-jitter, high-performance VCXO and clock synthesizer designed for set-top boxes. The on-chip Voltage Controlled Crystal Oscillator accepts
More informationICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS502 Description The ICS502 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output and a reference from a lower frequency crystal or clock input. The
More informationDS4-XO Series Crystal Oscillators DS4125 DS4776
Rev 2; 6/08 DS4-XO Series Crystal Oscillators General Description The DS4125, DS4150, DS4155, DS4156, DS4160, DS4250, DS4300, DS4311, DS4312, DS4622, and DS4776 ceramic surface-mount crystal oscillators
More informationICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS660 Description The ICS660 provides clock generation and conversion for clock rates commonly needed in digital video equipment, including rates for MPEG, NTSC, PAL, and HDTV. The ICS660 uses
More informationMK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2705 Description The MK2705 provides synchronous clock generation for audio sampling clock rates derived from an MPEG stream, or can be used as a standalone clock source with a 27 MHz crystal.
More informationPI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)
PCIe.0 Clock Generator with HCSL Outputs for Automotive Applications Features ÎÎPCIe.0 compliant à à Phase jitter -.1ps RMS (typ) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal
More informationFeatures. Applications. Markets
2GHz, Low-Power, 1:6 LVPECL Fanout Buffer with 2:1 Input MUX and Internal Termination General Description The is a 2.5V/3.3V precision, high-speed, 1:6 fanout capable of handling clocks up to 2.0GHz. A
More informationICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01
DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide
More informationNETWORKING CLOCK SYNTHESIZER. Features
DATASHEET ICS650-11 Description The ICS650-11 is a low cost, low jitter, high performance clock synthesizer customized for BroadCom. Using analog Phase-Locked Loop (PLL) techniques, the device accepts
More informationFeatures. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2
DATASHEET 3.3 VOLT COMMUNICATIONS CLOCK VCXO PLL MK2049-34A Description The MK2049-34A is a VCXO Phased Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 khz
More informationMK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET
DATASHEET MK3722 Description The MK3722 is a low cost, low jitter, high performance VCXO and PLL clock synthesizer designed to replace expensive discrete VCXOs and multipliers. The patented on-chip Voltage
More informationFeatures. o HCSL, LVPECL, or LVDS o HCSL/LVPECL, HCSL/LVDS, LVPECL/LVDS. o Ext. Industrial: -40 to 105 C. o o. o 30% lower than competing devices
DSC55703 General Description The DSC55703 is a crystalless, two output PCI express clock generator meeting Gen1, Gen2, and Gen3 specifications. The clock generator uses proven silicon MEMS technology to
More informationMK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-01 Description The MK1714-01 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread spectrum designed to generate high frequency clocks
More informationMK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-02 Description The MK1714-02 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread designed to generate high frequency clocks with low
More informationSY89871U. General Description. Features. Typical Performance. Applications
2.5GHz Any Diff. In-To-LVPECL Programmable Clock Divider/Fanout Buffer w/ Internal Termination General Description The is a 2.5V/3.3V LVPECL output precision clock divider capable of accepting a high-speed
More informationDSC400. Configurable Four Output, Low Jitter Crystal-less Clock Generator. General Description. Block Diagram. Applications.
DSC400 Configurable Four Output, Low Jitter Crystalless Clock Generator General Description The DSC400 is a four output crystalless clock generator. It utilizes Micrel s proven PureSilicon MEMS technology
More informationULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION
ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION Precision Edge FEATURES Provides crosspoint switching between any input pair to any output pair Ultra-low jitter design: 67fs RMS phase jitter
More informationHIGH FREQUENCY, LOW JITTER CLOCK OSCILLATOR
DESCRIPTION FEATURES + The XCO clock series is a cutting edge family of low to high frequency, low jitter output, single or multi - frequency clock oscillators. The XCO clocks are available in 7.0 x 5.0,
More informationNOT RECOMMENDED FOR NEW DESIGNS
NOT RECOMMENDED FOR NEW DESIGNS ULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 400mV LVPECL FANOUT BUFFER FEATURES - Selects between 1 of 8 inputs, and provides 2 precision, low skew LVPECL
More informationTRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More informationFeatures. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
Low Power, 1.62V to 3.63V, 10MHz to 40MHz, 1:2 Oscillator Fanout Buffer Revision 2.0 General Description The is an advanced oscillator fanout buffer design for high performance, low-power, small form-factor
More informationICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS558A-02 Description The ICS558A-02 accepts a high-speed LVHSTL input and provides four CMOS low skew outputs from a selectable internal divider (divide by 3, divide by 4). The four outputs
More informationICS HIGH PERFORMANCE VCXO. Features. Description. Block Diagram DATASHEET
DATASHEET ICS3726-02 Description The ICS3726-02 is a low cost, low-jitter, high-performance designed to replace expensive discrete s modules. The ICS3726-02 offers a wid operating frequency range and high
More informationFeatures. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
Revision 1.1 General Description The series is a low-power, small form-factor, high-performance OTP-based device and a member of Micrel s JitterBlocker, factory programmable jitter attenuators. The JitterBlocker
More informationXCO FAST TURNAROUND CLOCK OSCILLATOR HIGH FREQUENCY, LOW JITTER CLOCK OSCILLATOR FEATURES + DESCRIPTION SELECTOR GUIDE LVCMOS LVDS LVPECL
XCO FAST TURNAROUND DESCRIPTION FEATURES + The XCO clock series is a cutting edge family of low to high frequency, low jitter output, single or multi - frequency clock oscillators. The XCO clocks are available
More informationFeatures. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 Input MUX and Internal Termination General Description The is a 2.5V low jitter, low skew, 1:12 LVDS fanout buffer optimized for precision telecom
More information3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX
3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX FEATURES High-speed 1:4 PECL/ECL fanout buffer 2:1 multiplexer input Guaranteed AC parameters over temp/voltage: > 2.5GHz f MAX (toggle) < 225ps
More informationHigh Performance MEMS Jitter Attenuator
Moisture Sensitivity Level: MSL=1 FEATURES: APPLICATIONS: Low power and miniature package programmable jitter attenuator 1/10/40/100 Gigabiy Ethernet (GbE) Input frequency up to 200MHz SONET/SDH Output
More informationSERIALLY PROGRAMMABLE CLOCK SOURCE. Features
DATASHEET ICS307-02 Description The ICS307-02 is a versatile serially programmable clock source which takes up very little board space. It can generate any frequency from 6 to 200 MHz and have a second
More informationICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET
PRELIMINARY DATASHEET ICS1493-17 Description The ICS1493-17 is a low-power, low-jitter clock synthesizer designed to replace multiple crystals and oscillators in portable audio/video systems. The device
More informationFeatures. Applications. Markets
1.5GHz Precision, LVPECL 1:5 Fanout with 2:1 MUX and Fail Safe Input with Internal Termination Precision Edge General Description The is a 2.5/3.3V, 1:5 LVPECL fanout buffer with a 2:1 differential input
More informationICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DTSHEET ICS650-40 Description The ICS650-40 is a clock chip designed for use as a core clock in Ethernet Switch applications. Using IDT s patented Phase-Locked Loop (PLL) techniques, the device takes a
More informationMK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET MK2703 Description The MK2703 is a low-cost, low-jitter, high-performance PLL clock synthesizer designed to replace oscillators and PLL circuits in set-top box and multimedia systems. Using IDT
More informationLow-Jitter Precision LVPECL Oscillator
DSC0 General Description The DSC0 & series of high performance oscillators utilizes a proven silicon MEMS technology to provide excellent jitter and stability over a wide range of supply voltages and temperatures.
More informationICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior
More informationICS501 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS501 Description The ICS501 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA
BUFFER Description The ICS552-02 is a low skew, single-input to eightoutput clock buffer. The device offers a dual input with pin select for glitch-free switching between two clock sources. It is part
More informationFeatures VDD. PLL Clock Synthesis and Spread Spectrum Circuitry GND
DATASHEET ICS7151 Description The ICS7151-10, -20, -40, and -50 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks
More information2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux
2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux Features F MAX = 500MHz 10 pairs of differential LVPECL outputs Low additive jitter,
More information6GHz, 1:6 CML FANOUT BUFFER WITH 2:1 MUX INPUT AND INTERNAL I/O TERMINATION
6GHz, 1:6 CML FANOUT BUFFER WITH 2:1 MUX PUT AND TERNAL I/O TERMATION Precision Edge FEATURES Provides six ultra-low skew copies of the selected input 2:1 MUX input included for clock switchover applications
More informationICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS553 Description The ICS553 is a low skew, single input to four output, clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest skew, small clock buffer. See the ICS552-02 for
More informationPI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram
Features ÎÎPCIe 3.0 compliant à à PCIe 3.0 Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V
More informationFemtoClock Crystal-to-LVDS Clock Generator ICS DATA SHEET. Features. General Description. Pin Assignment. Block Diagram
FemtoClock Crystal-to-LVDS Clock Generator ICS844011 DATA SHEET General Description The ICS844011 is a Fibre Channel Clock Generator. The ICS844011 uses an 18pF parallel resonant crystal. For Fibre Channel
More informationSY58608U. General Description. Features. Functional Block Diagram
3.2Gbps Precision, 1:2 LVDS Fanout Buffer with Internal Termination and Fail Safe Input General Description The is a 2.5V, high-speed, fully differential 1:2 LVDS fanout buffer optimized to provide two
More informationFeatures. Applications. Markets
Precision LVPECL Runt Pulse Eliminator 2:1 MUX with 1:2 Fanout and Internal Termination General Description The is a low jitter PECL, 2:1 differential input multiplexer (MUX) optimized for redundant source
More informationDSC2042. Low-Jitter Configurable HCSL-LVPECL Oscillator. General Description. Features. Block Diagram. Applications
LowJitter Configurable HCSLLVPECL Oscillator General Description The DSC2042 series of high performance dual output oscillators utilize a proven silicon MEMS technology to provide excellent jitter and
More informationFeatures. Applications. Markets
Precision LVPECL Runt Pulse Eliminator 2:1 Multiplexer General Description The is a low jitter PECL, 2:1 differential input multiplexer (MUX) optimized for redundant source switchover applications. Unlike
More information