Colinear 20-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
|
|
- Baldric Chandler
- 6 years ago
- Views:
Transcription
1 Colinear 0-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER FEATURES COLINEAR 0-BIT AUDIO DAC NEAR-IDEAL LOW LEVEL OPERATION GLITCH-FREE OUTPUT ULTRA LOW 9dB max THDN (Without External Adjustment) db SNR min (A-Weight Method) INDUSTRY STD SERIAL INPUT FORMAT FAST (00ns) CURRENT OUTPUT (±ma; ±% max) CAPABLE OF x OVERSAMPLING COMPLETE WITH REFEREE DESCRIPTION The is a precision 0-bit digital-to-analog converter with ultra-low distortion ( 9dB max with a full scale output; -K). Incorporated into the is a unique Colinear dual-dac per channel architecture that eliminates unwanted glitches and other nonlinearities around bipolar zero. The also features a very low noise (db max SNR; A-weighted method) and fast settling current output (00ns typ, ma step) which is capable of -times oversampling rates. Applications include very low distortion frequency synthesis and high-end consumer and professional digital audio applications. V Analog V Digital V Analog V Digital Upper B Adj Lower B Adj Clock Latch Enable Data 0 Input Shift Register and Control Logic Upper DAC Positive Data Latches Lower DAC Negative Data Latches 9-Bit Upper DAC 9-Bit Lower DAC Colinear 0-Bit DAC 9 0 RFEEDBACK RFEEDBACK IOUT Buried Zener Reference Servo Amp Ref Amp Bipolar Offset Current Offset Decouple Reference Decouple Servo Decouple Potentiometer Voltage Analog Common Digital Common Colinear, Burr-Brown Corp. International Airport Industrial Park Mailing Address: PO Box 00 Tucson, AZ Street Address: 0 S. Tucson Blvd. Tucson, AZ 0 Tel: (0) - Twx: Cable: BBRCORP Telex: 0-9 FAX: (0) 9-0 Immediate Product Info: (00) Burr-Brown Corporation PDS-0E Printed in U.S.A. October, 99
2 SPECIFICATIONS ELECTRICAL All specifications at C and ±V A and ±V D = ±V, unless otherwise noted., -J, -K PARAMETER CONDITIONS MIN TYP MAX UNITS RESOLUTION 0 Bits DYNAMIC RANGE, ΤΗDΝ at 0dB Referred to Full Scale 9 00 db -J 00 0 db -K 0 0 db DIGITAL INPUT Logic Family TTL/CMOS Compatible Logic Level: V IH. V D V V IL 0 0. V I IH V IH =.V µa I IL V IL = 0.V 0 µa Data Format Serial, MSB First, BTC () Input Clock Frequency. MHz TOTAL HARMONIC DISTORTION N (), Without Adjustments f = 99Hz (0dB) () f S =.khz () 9 db f = 99Hz ( 0dB) f S =.khz 0 db f = 99Hz ( 0dB) f S =.khz 0 db -J f = 99Hz (0dB) f S =.khz 9 9 db f = 99Hz ( 0dB) f S =.khz db f = 99Hz ( 0dB) f S =.khz 0 db -K f = 99Hz (0dB) f S =.khz 00 9 db f = 99Hz ( 0dB) f S =.khz db f = 99Hz ( 0dB) f S =.khz db ACCURACY Level Linearity at 90dB Signal Level ±0. ± db Gain Error ± ± % Bipolar Zero Error () ±0 mv Gain Drift 0 C to 0 C ppm/ C Bipolar Zero Drift 0 C to 0 C ppm of FSR/ C Warm-up Time Minute IDLE CHANNEL SNR () 0Hz to 0kHz at BPZ () 0 db POWER SUPPLY REJECTION db ANALOG OUTPUT Output Range ±.00 ma Output Impedance 0 Ω Internal R FEEDBACK. kω Settling Time ma Step 00 ns Glitch Energy No Glitch Around Zero POWER SUPPLY REQUIREMENTS ±V A, ±V D Supply Voltage Range ±.0 ± ±.0 V I A, I D Combined Supply Current V A, V D = V 0 ma I A, I D Combined Supply Current V A, V D = V ma Power Dissipation ±V A, ±V D = ±V 00 mw TEMPERATURE RANGE Specification 0 0 C Operating 0 C Storage 0 00 C NOTES: () Binary Two s Complement coding. () Ratio of (Distortion RMS Noise RMS ) / Signal RMS. () D/A converter output frequency (signal level). () D/A converter sample frequency ( x.khz; x oversampling). () Offset error at bipolar zero. () Measured using an OPA and.kω feedback and an A-weighted filter. () Bipolar Zero. The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user s own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.
3 PIN ASSIGNMENTS PIN DESCRIPTION MNEMONIC P Servo Amp Decoupling Capacitor CAP P V Analog Supply Voltage V A P Reference Decoupling Capacitor CAP P Offset Decoupling Capacitor CAP P Bipolar Offset Current Output (ma) BPO P DAC Current Output (0 to ma) I OUT P Analog Common Connection ACOM P No Connection P9 Feedback Resistor Connection (.kω) RF P0 Feedback Resistor Connection (.kω) RF P V Digital Supply Voltage V D P Digital Common Connection DCOM P V Digital Voltage Supply V D P No Connection P No Connection P No Connection P No Connection P DAC Data Clock Input CLK P9 No Connection P0 DAC Data Latch Enable LE P DAC Data Input DATA P No Connection P Optional Upper DAC Bit- Adjust (.9V)* UB Adj P Optional Lower DAC Bit- Adjust (.9V)* LB Adj P Bit Adjust Reference Voltage Tap (.V)* V POT P No Connection P No Connection P V Analog Supply Voltage V A *Nominal voltages at these nodes assuming ±V A ; ±V D = ±V. ABSOLUTE MAXIMUM RATINGS V A, V D to ACOM/DCOM... 0V to V V A, V D to ACOM/DCOM... 0V to V V A, V D to V A, V D... 0V to V ACOM to DCOM... ±0.V Digital Inputs (pins, 0, ) to DCOM... V to V D Power Dissipation... 00mW Lead Temperature, (soldering, 0s) C Max Junction Temperature... C Thermal Resistance, θ JA... 0 C/W NOTE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability. PACKAGE INFORMATION PACKAGE DRAWING MODEL PACKAGE NUMBER () -Pin Plastic DIP -J -Pin Plastic DIP -K -Pin Plastic DIP NOTE: () For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book. ORDERING INFORMATION TEMPERATURE MAX THDN, USA OEM PRICES MODEL PACKAGE RANGE AT 0dB Pin Plastic DIP 0 C to 0 C db $.0 $9.0 $. -J -Pin Plastic DIP 0 C to 0 C 9dB K -Pin Plastic DIP 0 C to 0 C 9dB
4 TYPICAL PERFORMAE CURVES All specifications at C and ±V A and ±V D = ±.0V, unless otherwise noted. THDN (db) THDN vs FREQUEY 0 0dB 0 0dB 0 0dB 00 0dB k 0k Output Frequency (Hz) Deviation from Ideal Level (db) 0 0 -BIT LEVEL LINEARITY (Dithered Fade to Noise) Output Signal Level (db). -BIT MONOTONICITY 0 90dB SIGNAL SPECTRUM (00Hz Bandwidth) Output Voltage (mv) Power Spectrum (db) ms/div 0 0 k k k k 0k Frequency (Hz) 00 90dB SIGNAL (0Hz to 0kHz Bandwidth) 0 0dB SIGNAL (0Hz to 0kHz Bandwidth) Output Level (µv) Output Level (µv) Time (µs) Time (µs)
5 THEORY OF OPERATION DUAL-DAC COLINEAR ARCHITECTURE Digital audio systems have traditionally used laser-trimmed, current-source DACs in order to achieve sufficient accuracy. However even the best of these suffer from potential lowlevel nonlinearity due to errors at the major carry bipolar zero transition. More recently, DACs employing a different architecture which utilizes noise shaping techniques and very high oversampling frequencies, have been introduced ( Bitstream, MASH, or -bit DACs). These DACs overcome the low level linearity problem, but only at the expense of signal-to-noise performance, and often to the detriment of channel separation and intermodulation distortion if the succeeding circuitry is not carefully designed. The PCM is a new solution to the problem. It combines all the advantages of a conventional DAC (excellent full scale performance, high signal-to-noise ratio and ease of use) with superior low-level performance. Two DACs are combined in a complementary arrangement to produce an extremely linear output. The two DACs share a common reference and a common R-R ladder to ensure perfect tracking under all conditions. By interleaving the individual bits of each DAC and employing precise laser trimming of resistors, the highly accurate match required between DACs is achieved. This new, complementary linear or dual-dac Colinear approach, which steps away from zero with small steps in both directions, avoids any glitching or large linearity errors and provides an absolute current output. The low level performance of the is such that real 0-bit resolution can be realized, especially around the critical bipolar zero point. Table I shows the conversion made by the internal logic of the from binary two s complement (BTC). Also, the resulting internal codes to the upper and lower DACs (see front page block diagram) are listed. Notice that only the LSB portions of either internal DAC are changing around bipolar zero. This accounts for the superlative performance of the in this area of operation. DISCUSSION OF SPECIFICATIONS DYNAMIC SPECIFICATIONS Total Harmonic Distortion Noise The key specification for the is total harmonic distortion plus noise (THDN). Digital data words are read into the at eight times the standard compact disk audio sampling frequency of.khz (.khz) so that a sine wave output of 99Hz is realized. For production testing, the output of the DAC goes to an I to V converter, then to a programmable gain amplifier to provide gain at lower signal output test levels, and then through a 0kHz low pass filter before being fed into an analog type distortion analyzer. Figure shows a block diagram of the production THDN test setup. For the audio bandwidth, THDN of the is essentially flat for all frequencies. The typical performance curve, THDN vs Frequency, shows four different output signal levels: 0dB, 0dB, 0dB, and 0dB. The test signals are derived from a special compact test disk (the CBS CD-). It is interesting to note that the 0dB signal falls only about 0dB below the full scale signal instead of the expected 0dB. This is primarily due to the superior low-level signal performance of the dual-dac Colinear architecture of the. In terms of signal measurement, THDN is the ratio of Distortion RMS Noise RMS / Signal RMS expressed in db. For the, THDN is 00% tested at all three specified output levels using the test setup shown in Figure. It is significant to note that this test setup does not include any output deglitching circuitry. All specifications are achieved without the use of external deglitchers. Dynamic Range Dynamic range in audio converters is specified as the measure of THDN at an effective output signal level of 0dB referred to 0dB. Resolution is commonly used as a theoretical measure of dynamic range, but it does not take into account the effects of distortion and noise at low signal levels. The INPUT CODE LOWER DAC CODE UPPER DAC CODE ANALOG OUTPUT (0-bit Binary Two s Complement) (9-bit Straight Binary) (9-bit Straight Binary) Full Scale LSB*... Full Scale LSB LSB*...0 Bipolar Zero LSB LSB* Bipolar Zero LSB LSB* Bipolar Zero LSB* Bipolar Zero LSB Bipolar Zero LSB Full Scale LSB Full Scale *The extra weight of LSB is added at this point to make the transfer function symmetrical around bipolar zero. TABLE I. Binary Two s Complement to Colinear Conversion Chart.
6 Use 00Hz High-Pass Filter and 0kHz Low-Pass Filter Meter Settings Distortion Analyzer Programmable Gain Amp 0dB to 0dB Low-Pass Filter 0kHz rd Order GIC Type (Shiba Soku Model or Equivalent) Binary Counter Digital Code (EPROM) Parallel-to-Serial Conversion DUT () I to V Converter OPA Clock Latch Enable Timing Logic Sampling Rate =.khz x (.khz) Output Frequency = 99Hz FIGURE. Production THDN Test Setup. Colinear architecture of the, with its ideal performance around bipolar zero, provides a more usable dynamic range, even using the strict audio definition, than any previously available D/A converter. Level Linearity Deviation from ideal versus actual signal level is sometimes called level linearity in digital audio converter testing. See the 90dB Signal Spectrum plot in the Typical Performance Curves section for the power spectrum of a at a 90dB output level. (The 90dB Signal plot shows the actual 90dB output of the DAC). The deviation from ideal for at this signal level is typically less than ±0.dB. For the 0dB Signal plot in the Typical Performance Curves section, true 0-bit digital code is used to generate a 0dB output signal. This type of performance is possible only with the low-noise, near-theoretical performance around bipolar zero of the s Colinear DAC circuitry. A commonly tested digital audio parameter is the amount of deviation from ideal of a khz signal when its amplitude is decreased from 0dB to 0dB. A digitally dithered input signal is applied to reach effective output levels of 0dB using only the available -bit code from a special compact disk test input. See the -Bit Level Linearity plot in the Typical Performance Curves section for the results of a tested using this -bit dithered fade-to-noise signal. Note the very small deviation from ideal as the signal goes from 0dB to 00dB. DC SPECIFICATIONS Idle Channel SNR Another appropriate specification for a digital audio converter is idle channel signal-to-noise ratio (idle channel SNR). This is the ratio of the noise on the DAC output at bipolar zero in relation to the full scale range of the DAC. To make this measurement, the digital input is continuously fed the code for bipolar zero while the output of the DAC is band-limited from 0Hz to 0kHz and an A-weighted filter is applied. The idle channel SNR for the is typically greater than 0dB, making it ideal for low-noise applications. Monotonicity Because of the unique dual-dac Colinear architecture of the, increasing values of digital input will always result in increasing values of DAC output as the signal moves away from bipolar zero in one-lsb steps (in either direction). The -Bit Monotonicity plot in the Typical Performance Curves section was generated using -bit digital code from a test compact disk. The test starts with 0 periods of bipolar zero. Next are 0 periods of alternating LSBs above and below zero, and then 0 periods of alternating LSBs above and below zero, and so on until 0LSBs above and below zero are reached. The signal pattern then begins again at bipolar zero. With, the low-noise steps are clearly defined and increase in near-perfect proportion. This performance is achieved without any external adjustments. By contrast, sigma-delta ( Bitstream, MASH, or -bit DAC) architectures are too noisy to even see the first or bits change (at bits), other than by a change in the noise level. Absolute Linearity Even though absolute integral and differential linearity specs are not given for the, the extremely low THDN performance is typically indicative of -bit to -bit integral linearity in the DAC, depending on the grade specified. The relationship between THDN and linearity, however, is not such that an absolute linearity specification for every individual output code can be guaranteed.
7 Offset, Gain, And Temperature Drift Although the is primarily meant for use in dynamic applications, specifications are also given for more traditional DC parameters such as gain error, bipolar zero offset error, and temperature gain and offset drift. DIGITAL INPUT Timing Considerations The accepts TTL compatible logic input levels. Noise immunity is enhanced by the use of differential current mode logic input architectures on all input signal lines. The data format of the is binary two s complement (BTC) with the most significant bit (MSB) being first in the serial input bit stream. Table II describes the exact relationship of input data to voltage output coding. Any number of bits can precede the 0 bits to be loaded, since only the last 0 will be transferred to the parallel DAC register after LE (P0, Latch Enable) has gone low. All DAC serial input data (P, DATA) bit transfers are triggered on positive clock (P, CLK) edges. The serial-toparallel data transfer to the DAC occurs on the falling edge of Latch Enable (P0, LE). The change in the output of the DAC coincides with the falling edge of Latch Enable (P0, LE). Refer to Figure for graphical relationships of these signals. Maximum Clock Rate A typical clock rate of.9mhz for the is derived by multiplying the standard audio sample rate of.khz by sixteen times (x oversampling) the standard audio word bit length of bits (.khz x x =.9MHz). Note that this clock rate accommodates a -bit word length, even though only 0 bits are actually being used. The maximum clock rate of MHz is guaranteed, but is not 00% final tested. The setup and hold timing relationships are shown in Figure. Stopped Clock Operation The is normally operated with a continuous clock input signal. If the clock is to be stopped between input data words, the last 0 bits shifted in are not actually shifted from the serial register to the latched parallel DAC register until Latch Enable (LE, P0) goes low. Latch Enable must remain low until after the first clock cycle of the next data word to insure proper DAC operation. In any case, the setup and hold times for Data and LE must be observed as shown in Figure. Data Input Clock Input Latch Enable >0ns LSB >0ns >0ns >ns >ns >ns >One Clock Cycle >ns >0ns MSB >One Clock Cycle FIGURE. Setup and Hold Timing Diagram. VOLTAGE OUTPUT DIGITAL INPUT ANALOG OUTPUT CURRENT OUTPUT (With External Op Amp),0,LSBs Full Scale Range mA V LSB NA.9nA.090µV FFFF HEX Full Scale mA.99999V HEX Bipolar Zero mA V FFFFF HEX Bipolar Zero LSB mA V 0000 HEX Full Scale mA V TABLE II. Digital Input/Output Relationships. P (Clock) P (Data) 9 0 MSB LSB P0 (Latch Enable) P (I OUT ) NOTES: () If clock is stopped between input of 0-bit data words, Latch Enable (LE) must remain low until after the first clock cycle of the next 0-bit data word stream. () Data format is binary two s complement (BTC). Individual data bits are clocked in on the corresponding positive clock edge. () Latch Enable (LE) must remain low at least one clock cycle after going negative. () Latch Enable (LE) must be high for at least one clock cycle before going negative. () I OUT changes on negative going edge of Latch Enable (LE). FIGURE. Timing Diagram.
8 INSTALLATION POWER SUPPLIES Refer to Figure for proper connection of the in the voltage-out mode using the internal feedback resistor. The feedback resistor connections (P9 and P0) should be left open if not used. The only requires a ±V supply. Both positive supplies should be tied together at a single point. Similarly, both negative supplies should be connected together. No real advantage is gained by using separate analog and digital supplies. It is more important that both these supplies be as clean as possible to reduce coupling of supply noise to the output. Power supply decoupling capacitors should be used at each supply pin to maximize power supply rejection, as shown in Figure, regardless of how good the supplies are. Both commons should be connected to an analog ground plane as close to the as possible. FILTER CAPACITOR REQUIREMENTS As shown in Figure, various size decoupling capacitors can be used, with no special tolerances being required. The size of the offset decoupling capacitor is not critical either, with larger values (up to 00µF) giving slightly better SNR readings. All capacitors should be as close to the appropriate pins of the as possible to reduce noise pickup from surrounding circuitry. MSB ADJUSTMENT CIRCUITRY Near optimum performance can be maintained at all signal levels without using the optional MSB adjust circuitry of the shown in Figure. Adjustability is provided for those cases where slightly better full-scale THDN is desired. Use of the MSB adjustments will only affect larger dynamic signals (between 0dB and db). This improvement comes from bettering the gain match between the upper and lower DACs at these signal levels. The change is realized by small adjustments in the bit- weights of each DAC. Great care should be taken, however, as improper adjustment will easily result in degraded performance. In theory, the adjustments would seem very simple to perform, but in practice they are actually quite complex. The first step in the theoretical procedure would involve making each bit- weight ideal in relation to its code minus one value (adjusting each potentiometer for zero differential nonlinearity error at the bit- major carries). This would be the starting point of each 00kΩ potentiometer for the next adjustment. Then, each potentiometer would be adjusted equally, in opposite directions, to achieve the lowest fullscale THDN possible (reversing the direction of rotation V A V POT LB Adj UB Adj 0kΩ 0kΩ 00kΩ 00kΩ FIGURE. Optional Bit- Adjustment Circuitry. V CAP V A V V A CAP ±V / OPA0 CAP BPO IOUT ACOM V POT LB Adj UB Adj DATA 9 RF LE 0 0 RF 9 V D DCOM CLK V D FIGURE. Connection Diagram.
9 for both if no immediate improvement were noted). This procedure would require the generation of the digital bit- major carry code to the input of the and a DVM or oscilloscope capable of reading the output voltage for a one LSB step (.µv) in addition to a distortion analyzer. A more practical approach would be to forego the minor correction for the bit- major carry adjustment and only adjust for upper and lower DAC gain matching. The problem is that just by connecting the MSB circuitry to the, the odds are that the upper and lower bit- weights would be greatly changed from their unadjusted states and thereby adversely affect the desired gain adjustment. Just centering the 00kΩ potentiometers would not necessarily provide the correct starting point. To guarantee that each 00kΩ potentiometer would be set to the correct starting or null point (no current into or out of the MSB adjust pins), the voltage drop across each corresponding 0kΩ resistor would have to measure 0V. A voltage drop of ±.mv across either 0kΩ resistor would correspond to a ±LSB change in the null point from its unadjusted state (LSB in current or.na x 0kΩ =.mv). Once these starting points for each potentiometer had been set, each potentiometer would then be adjusted equally, in opposite directions, to achieve the lowest full-scale THDN possible. If no immediate improvement were noted, the direction of rotation for both potentiometers would be reversed. One direction of potentiometer counter-rotations would only make the gain mismatch and resulting THDN worse, while the opposite would gradually improve and then worsen the THDN after passing through a no mismatch point. The determination of the correct starting direction would be arbitrary. This procedure still requires a good DVM in addition to a distortion analyzer. Each user will have to determine if a small improvement in full-scale THDN for their application is worth the expense of performing a proper MSB adjustment. APPLICATIONS The most common application for the is in highperformance and professional digital audio playback, such as in CD and DAT players. The circuit in Figure shows the in a typical combination with a digital interface format receiver chip (Yamaha YM), an x interpolating digital filter (Burr-Brown DF00P), and two third-order low-pass anti-imaging filters (implemented using Burr-Brown OPA0APs). Using an x digital filter increases the number of samples to the DAC by a factor of, thereby reducing the need for a higher order reconstruction or anti-imaging analog filter on the DAC output. An analog filter can now be constructed using a simple phase-linear GIC (generalized immittance converter) architecture. Excellent sonic performance is achieved using a digital filter in the design, while reducing overall circuit complexity at the same time. Because of its superior low-level performance, the is also ideally suited for other high-performance applications such as direct digital synthesis (DDS). 9
10 Interleaved Digital Input 0pF V.9MHz (9F S ) MΩ 0pF V.kΩ Digital Interface Format Receiver φ A BCO L/R DA Yamaha YM 0Ω 00pF V V X Interpolation Digital Filter 0-Bit D/A Converter DOR DATA BCO CLK WCK DOL 0 LE 0 Burr-Brown DF00P Burr-Brown 9 00pF 0 V V 0-Bit D/A Converter DATA CLK 0 LE 0 Burr-Brown 9 V A A A A V.9kΩ.kΩ.kΩ.kΩ V A 000pF A V ±V V OUT Right 000pF V.kΩ 000pF V.9kΩ.kΩ.kΩ.kΩ V A 000pF V A ±V V OUT Left 000pF V.kΩ 000pF A, A, A, A = Burr-Brown OPA0AP, or equivalent. FIGURE. Stereo Audio Application. 0
11 PACKAGE DRAWING
Serial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
Serial Input 8-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER FEATURES 8-BIT MONOLITHIC AUDIO D/A CONVERTER LOW MAX THD + N: 92dB Without External Adjust 00% PIN COMPATIBLE WITH INDUSTRY STD 6-BIT PCM56P
More informationSerial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
Serial Input 8-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER FEATURES 8-BIT MONOLITHIC AUDIO D/A CONVERTER LOW MAX THD + N: 92dB Without External Adjust 00% PIN COMPATIBLE WITH INDUSTRY STD 6-BIT PCM56P
More informationBiCMOS Advanced Sign Magnitude 20-Bit DIGITAL-TO-ANALOG CONVERTER
9% FPO P U BiCMOS Advanced Sign Magnitude 0-Bit DIGITAL-TO-ANALOG CONVERTER FEATURES ULTRA LOW 9dB max THDN (No External Adjustment Required) NEAR-IDEAL LOW LEVEL OPERATION GLITCH-FREE OUTPUT 0dB SNR TYP
More informationDual 16-Bit DIGITAL-TO-ANALOG CONVERTER
Dual - DIGITAL-TO-ANALOG CONVERTER FEATURES COMPLETE DUAL V OUT DAC DOUBLE-BUFFERED INPUT REGISTER HIGH-SPEED DATA INPUT: Serial or Parallel HIGH ACCURACY: ±0.003% Linearity Error 14-BIT MONOTONICITY OVER
More informationQuad 12-Bit Digital-to-Analog Converter (Serial Interface)
Quad 1-Bit Digital-to-Analog Converter (Serial Interface) FEATURES COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS GUARANTEED SPECIFICATIONS OVER TEMPERATURE GUARANTEED MONOTONIC OVER
More informationSerial Input 16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTER
P U DESIGNED FOR AUDIO Serial Input 16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTER FEATURES SERIAL INPUT 9dB MAX THD: FS Input, K Grade 74dB MAX THD: 0dB Input, K Grade 96dB DYNAMIC RANGE NO EXTERNAL COMPONENTS
More informationQUAD 12-BIT DIGITAL-TO-ANALOG CONVERTER (12-bit port interface)
QUAD -BIT DIGITAL-TO-ANALOG CONVERTER (-bit port interface) FEATURES COMPLETE WITH REFERENCE AND OUTPUT AMPLIFIERS -BIT PORT INTERFACE ANALOG OUTPUT RANGE: ±1V DESCRIPTION is a complete quad -bit digital-to-analog
More information16-Bit ANALOG-TO-DIGITAL CONVERTER
16-Bit ANALOG-TO-DIGITAL CONVERTER FEATURES 16-BIT RESOLUTION LINEARITY ERROR: ±0.003% max (KG, BG) NO MISSING CODES GUARANTEED FROM 25 C TO 85 C 17µs CONVERSION TIME (16-Bit) SERIAL AND PARALLEL OUTPUTS
More informationOBSOLETE. 16-Bit/18-Bit, 16 F S PCM Audio DACs AD1851/AD1861
a FEATURES 0 db SNR Fast Settling Permits 6 Oversampling V Output Optional Trim Allows Super-Linear Performance 5 V Operation 6-Pin Plastic DIP and SOIC Packages Pin-Compatible with AD856 & AD860 Audio
More information16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTERS
PCM54 PCM55 DESIGNED FOR AUDIO 6-Bit Monolithic DIGITAL-TO-ANALOG CONVERTERS FEATURES PARALLEL INPUT FORMAT 6-BIT RESOLUTION 5-BIT MONOTONICITY (typ) 92dB TOTAL HARMONIC DISTORTION (K Grade) 3µs SETTLING
More informationCMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTER Microprocessor Compatible
CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTER Microprocessor Compatible FEATURES FOUR-QUADRANT MULTIPLICATION LOW GAIN TC: 2ppm/ C typ MONOTONICITY GUARANTEED OVER TEMPERATURE SINGLE 5V TO 15V SUPPLY
More informationAdvanced 1-Bit BiCMOS Dual 18-Bit DIGITAL-TO-ANALOG CONVERTER
PCM67P/U PCM69AP/AU Advanced -Bit BiCMOS Dual 8-Bit DIGITAL-TO-ANALOG CONVERTER FEATURES 8-BIT RESOLUTION DUAL AUDIO DAC EXCELLENT THD PERFORMANCE: 0.005% ( 9dB) at F/S, K Grade.0% ( 40dB) at 60dB, K Grade
More informationDual FET-Input, Low Distortion OPERATIONAL AMPLIFIER
www.burr-brown.com/databook/.html Dual FET-Input, Low Distortion OPERATIONAL AMPLIFIER FEATURES LOW DISTORTION:.3% at khz LOW NOISE: nv/ Hz HIGH SLEW RATE: 25V/µs WIDE GAIN-BANDWIDTH: MHz UNITY-GAIN STABLE
More informationMicroprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER
Microprocessor-Compatible 1-BIT DIGITAL-TO-ANALOG CONVERTER FEATURES ±1/LSB NONLINEARITY OVER TEMPERATURE GUARANTEED MONOTONIC OVER TEMPERATURE LOW POWER: 7mW typ DIGITAL INTERFACE DOUBLE BUFFERED: 1 AND
More informationCMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER
CMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER FEATURES 12-BICCURACY IN 8-PIN MINI-DIP AND 8-PIN SOIC FAST 3-WIRE SERIAL INTERFACE LOW INL AND DNL: ±1/2 LSB max GAIN ACCURACY TO ±1LSB
More informationMicroprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER
Microprocessor-Compatible 1-BIT DIGITAL-TO-ANALOG CONVERTER FEATURES SINGLE INTEGRATED CIRCUIT CHIP MICROCOMPUTER INTERFACE: DOUBLE-BUFFERED LATCH VOLTAGE OUTPUT: ±10V, ±V, +10V MONOTONICITY GUARANTEED
More informationHigh Speed BUFFER AMPLIFIER
High Speed BUFFER AMPLIFIER FEATURES WIDE BANDWIDTH: MHz HIGH SLEW RATE: V/µs HIGH OUTPUT CURRENT: 1mA LOW OFFSET VOLTAGE: 1.mV REPLACES HA-33 IMPROVED PERFORMANCE/PRICE: LH33, LTC11, HS APPLICATIONS OP
More informationStereo Audio DIGITAL-TO-ANALOG CONVERTER 16 Bits, 96kHz Sampling
Stereo Audio DIGITAL-TO-ANALOG CONVERTER 16 Bits, khz Sampling TM FEATURES COMPLETE STEREO DAC: Includes Digital Filter and Output Amp DYNAMIC RANGE: db MULTIPLE SAMPLING FREQUENCIES: 16kHz to khz 8X OVERSAMPLING
More informationPrecision 4mA to 20mA CURRENT LOOP RECEIVER
Precision ma to 0mA CURRENT LOOP RECEIVER FEATURES COMPLETE -0mA TO 0-V CONVERSION INTERNAL SENSE RESISTORS PRECISION 0V REFERENCE BUILT-IN LEVEL-SHIFTING ±0V COMMON-MODE INPUT RANGE 0.% OVERALL CONVERSION
More informationProgrammable Gain AMPLIFIER
PGA Programmable Gain AMPLIFIER FEATURES DIGITALLY PROGRAMABLE GAINS: G=,, V/V CMOS/TTL-COMPATIBLE INPUTS LOW GAIN ERROR: ±.5% max, G= LOW OFFSET VOLTAGE DRIFT: µv/ C LOW QUIESCENT CURRENT:.mA LOW COST
More informationHigh Current High Power OPERATIONAL AMPLIFIER
OPA High Current High Power OPERATIONAL AMPLIFIER FEATURES WIDE SUPPLY RANGE: ±V to ±V HIGH OUTPUT CURRENT: A Peak CLASS A/B OUTPUT STAGE: Low Distortion SMALL TO- PACKAGE APPLICATIONS SERVO AMPLIFIER
More informationSingle Supply, MicroPower INSTRUMENTATION AMPLIFIER
Single Supply, MicroPower INSTRUMENTATION AMPLIFIER FEATURES LOW QUIESCENT CURRENT: µa WIDE POWER SUPPLY RANGE Single Supply:. to Dual Supply:.9/. to ± COMMON-MODE RANGE TO (). RAIL-TO-RAIL OUTPUT SWING
More informationSAMPLE/HOLD AMPLIFIER
SAMPLE/HOLD AMPLIFIER FEATURES FAST (µs max) ACQUISITION TIME (1-bit) APERTURE JITTER: 00ps POWER DISSIPATION: 300mW COMPATIBLE WITH HIGH RESOLUTION A/D CONVERTERS ADC7, PCM75, AND ADC71 DESCRIPTION The
More information24 Bits, 96kHz, Sampling Stereo Audio DIGITAL-TO-ANALOG CONVERTER
For most current data sheet and other product information, visit www.burr-brown.com 24 Bits, khz, Sampling Stereo Audio DIGITAL-TO-ANALOG CONVERTER TM FEATURES COMPLETE STEREO DAC: Includes Digital Filter
More informationPrecision Gain=10 DIFFERENTIAL AMPLIFIER
INA Precision Gain= DIFFERENTIAL AMPLIFIER FEATURES ACCURATE GAIN: ±.% max HIGH COMMON-MODE REJECTION: 8dB min NONLINEARITY:.% max EASY TO USE PLASTIC 8-PIN DIP, SO-8 SOIC PACKAGES APPLICATIONS G = DIFFERENTIAL
More informationHigh Speed FET-INPUT OPERATIONAL AMPLIFIERS
OPA OPA OPA OPA OPA OPA OPA OPA OPA High Speed FET-INPUT OPERATIONAL AMPLIFIERS FEATURES FET INPUT: I B = 5pA max WIDE BANDWIDTH: MHz HIGH SLEW RATE: V/µs LOW NOISE: nv/ Hz (khz) LOW DISTORTION:.% HIGH
More informationPrecision INSTRUMENTATION AMPLIFIER
Precision INSTRUMENTATION AMPLIFIER FEATURES LOW OFFSET VOLTAGE: µv max LOW DRIFT:.µV/ C max LOW INPUT BIAS CURRENT: na max HIGH COMMON-MODE REJECTION: db min INPUT OVER-VOLTAGE PROTECTION: ±V WIDE SUPPLY
More informationHigh Accuracy INSTRUMENTATION AMPLIFIER
INA High Accuracy INSTRUMENTATION AMPLIFIER FEATURES LOW DRIFT:.µV/ C max LOW OFFSET VOLTAGE: µv max LOW NONLINEARITY:.% LOW NOISE: nv/ Hz HIGH CMR: db AT Hz HIGH INPUT IMPEDANCE: Ω -PIN PLASTIC, CERAMIC
More informationMicroprocessor-Compatible 12-Bit D/A Converter AD667*
a FEATURES Complete 12-Bit D/A Function Double-Buffered Latch On Chip Output Amplifier High Stability Buried Zener Reference Single Chip Construction Monotonicity Guaranteed Over Temperature Linearity
More informationPrecision 4mA to 20mA CURRENT LOOP RECEIVER
Precision ma to 0mA CURRENT LOOP RECEIVER FEATURES COMPLETE -0mA TO 0-V CONVERSION INTERNAL SENSE RESISTORS PRECISION 0V REFERENCE BUILT-IN LEVEL-SHIFTING ±0V COMMON-MODE INPUT RANGE 0.% OVERALL CONVERSION
More informationHigh Speed FET-Input INSTRUMENTATION AMPLIFIER
High Speed FET-Input INSTRUMENTATION AMPLIFIER FEATURES FET INPUT: I B = 2pA max HIGH SPEED: T S = 4µs (G =,.%) LOW OFFSET VOLTAGE: µv max LOW OFFSET VOLTAGE DRIFT: µv/ C max HIGH COMMON-MODE REJECTION:
More informationComplete Dual 18-Bit 16 F S Audio DAC AD1865*
a FEATURES Dual Serial Input, Voltage Output DACs No External Components Required 0 db SNR 0.00% THD+N Operates at Oversampling per Channel Volt Operation Cophased Outputs db Channel Separation Pin Compatible
More informationLow Power, Precision FET-INPUT OPERATIONAL AMPLIFIERS
OPA3 OPA3 OPA3 OPA3 OPA3 OPA3 OPA3 OPA3 OPA3 Low Power, Precision FET-INPUT OPERATIONAL AMPLIFIERS FEATURES LOW QUIESCENT CURRENT: 3µA/amp OPA3 LOW OFFSET VOLTAGE: mv max HIGH OPEN-LOOP GAIN: db min HIGH
More informationPrecision VOLTAGE REFERENCE
Precision VOLTAGE REFEREE FEATURES 10V ±0.00PUT VERY LOW DRIFT:.ppm/ C max EXCELLENT STABILITY: ppm/1000hr typ EXCELLENT LINE REGULATION: 1ppm/V max EXCELLENT LOAD REGULATION: 10ppm/mA max LOW NOISE: µvp-p
More informationHigh Power Monolithic OPERATIONAL AMPLIFIER
High Power Monolithic OPERATIONAL AMPLIFIER FEATURES POWER SUPPLIES TO ±0V OUTPUT CURRENT TO 0A PEAK PROGRAMMABLE CURRENT LIMIT INDUSTRY-STANDARD PIN OUT FET INPUT TO- AND LOW-COST POWER PLASTIC PACKAGES
More informationHigh Power Monolithic OPERATIONAL AMPLIFIER
High Power Monolithic OPERATIONAL AMPLIFIER FEATURES POWER SUPPLIES TO ±0V OUTPUT CURRENT TO 0A PEAK PROGRAMMABLE CURRENT LIMIT INDUSTRY-STANDARD PIN OUT FET INPUT TO- AND LOW-COST POWER PLASTIC PACKAGES
More informationVoltage-to-Frequency and Frequency-to-Voltage CONVERTER
Voltage-to-Frequency and Frequency-to-Voltage CONVERTER FEATURES OPERATION UP TO 00kHz EXCELLENT LINEARITY ±0.0% max at 0kHz FS ±0.0% max at 00kHz FS V/F OR F/V CONVERSION MONOTONIC VOLTAGE OR CURRENT
More information250mA HIGH-SPEED BUFFER
ma HIGH-SPEED BUFFER FEATURES HIGH OUTPUT CURRENT: ma SLEW RATE: V/µs PIN-SELECTED BANDWIDTH: MHz to MHz LOW QUIESCENT CURRENT:.mA (MHz ) WIDE SUPPLY RANGE: ±. to ±V INTERNAL CURRENT LIMIT THERMAL SHUTDOWN
More informationMicroprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER
Microprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER FEATURES COMPLETE 12-BIT A/D CONVERTER WITH REFERENCE, CLOCK, AND 8-, 12-, OR 16-BIT MICROPROCESSOR BUS INTERFACE IMPROVED PERFORMANCE SECOND SOURCE
More informationPrecision VOLTAGE REFERENCE
Precision VOLTAGE REFERENCE FEATURES +.PUT HIGH ACCURACY: ±.V VERY LOW DRIFT: ppm/ C max EXCELLENT STABILITY: ppm/hrs LOW NOISE: µvp-p typ,.hz to Hz WIDE SUPPLY RANGE: Up to V LOW QUIESCENT CURRENT: ma
More informationPrecision OPERATIONAL AMPLIFIER
OPA77 查询 OPA77 供应商 OPA77 OPA77 Precision OPERATIONAL AMPLIFIER FEATURES LOW OFFSET VOLTAGE: µv max LOW DRIFT:.µV/ C HIGH OPEN-LOOP GAIN: db min LOW QUIESCENT CURRENT:.mA typ REPLACES INDUSTRY-STANDARD
More informationLow Cost 10-Bit Monolithic D/A Converter AD561
a FEATURES Complete Current Output Converter High Stability Buried Zener Reference Laser Trimmed to High Accuracy (1/4 LSB Max Error, AD561K, T) Trimmed Output Application Resistors for 0 V to +10 V, 5
More information12-Bit 256MHz Monolithic DIGITAL-TO-ANALOG CONVERTER
12-Bit 256MHz Monolithic DIGITAL-TO-ANALOG CONVERTER FEATURES 12-BIT RESOLUTION 256MHz UPDATE RATE 73dB HARMONIC DISTORTION AT 1MHz LASER TRIMMED ACCURACY: 1/2LSB 5.2V SINGLE POWER SUPPLY EDGE-TRIGGERED
More information+10V Precision VOLTAGE REFERENCE
+1V Precision VOLTAGE REFEREE FEATURES OUTPUT VOLTAGE: +1V ±.% max EXCELLENT TEMPERATURE STABILITY: 8.ppm/ C max ( C to +8 C) LOW NOISE: µvp-p typ (.1Hz to 1Hz) EXCELLENT LINE REGULATION:.1%/V max EXCELLENT
More informationHigh Current, High Power OPERATIONAL AMPLIFIER
OPA51 High, High Power OPERATIONAL AMPLIFIER FEATURES HIGH OUTPUT CURRENT: ±1A Peak WIDE POWER SUPPLY RANGE: ±1 to ±V LOW QUIESCENT CURRENT:.mA ISOLATED CASE TO-3 PACKAGE APPLICATIONS MOTOR DRIVER SERVO
More informationDual FET-Input, Low Distortion OPERATIONAL AMPLIFIER
www.burr-brown.com/databook/.html Dual FET-Input, Low Distortion OPERATIONAL AMPLIFIER FEATURES LOW DISTORTION:.3% at khz LOW NOISE: nv/ Hz HIGH SLEW RATE: 25V/µs WIDE GAIN-BANDWIDTH: MHz UNITY-GAIN STABLE
More information12-Bit Successive-Approximation Integrated Circuit ADC ADADC80
2-Bit Successive-Approximation Integrated Circuit ADC FEATURES True 2-bit operation: maximum nonlinearity ±.2% Low gain temperature coefficient (TC): ±3 ppm/ C maximum Low power: 8 mw Fast conversion time:
More informationPrecision, Low Power INSTRUMENTATION AMPLIFIERS
INA9 INA9 INA9 Precision, Low Power INSTRUMENTATION AMPLIFIERS FEATURES LOW OFFSET VOLTAGE: µv max LOW DRIFT:.µV/ C max LOW INPUT BIAS CURRENT: na max HIGH CMR: db min INPUTS PROTECTED TO ±V WIDE SUPPLY
More informationDirect Stream Digital (DSD ) Audio DIGITAL-TO-ANALOG CONVERTER
For most current data sheet and other product information, visit www.burr-brown.com Direct Stream Digital (DSD ) TM Audio DIGITAL-TO-ANALOG CONVERTER FEATURES DIRECT TRANSFER OF DSD STREAM TO ANALOG OUTPUT
More information16-Bit DSP DACPORT AD766
a FEATURES Zero-Chip Interface to Digital Signal Processors Complete DACPORT On-Chip Voltage Reference Voltage and Current Outputs Serial, Twos-Complement Input 3 V Output Sample Rates to 390 ksps 94 db
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More information24-Bit, 96kHz Sampling CMOS Delta-Sigma Stereo Audio DIGITAL-TO-ANALOG CONVERTER
49% FPO -Bit, 96kHz Sampling CMOS Delta-Sigma Stereo Audio DIGITAL-TO-ANALOG CONVERTER TM FEATURES ENHANCED MULTI-LEVEL DELTA-SIGMA DAC SAMPLING FREQUENCY (f S ): 16kHz - 96kHz INPUT AUDIO DATA WORD: 16-,
More informationPrecision G = 100 INSTRUMENTATION AMPLIFIER
Precision G = INSTRUMENTATION AMPLIFIER FEATURES LOW OFFSET VOLTAGE: 5µV max LOW DRIFT:.5µV/ C max LOW INPUT BIAS CURRENT: na max HIGH COMMON-MODE REJECTION: db min INPUT OVERVOLTAGE PROTECTION: ±V WIDE
More information12-Bit Successive-Approximation Integrated Circuit A/D Converter AD ADC80
a 2-Bit Successive-Approximation Integrated Circuit A/D Converter FEATURES True 2-Bit Operation: Max Nonlinearity.2% Low Gain T.C.: 3 ppm/ C Max Low Power: 8 mw Fast Conversion Time: 25 s Precision 6.3
More informationComplete Low Cost 12-Bit D/A Converters ADDAC80/ADDAC85/ADDAC87
a FEATURES Single Chip Construction On-Board Output Amplifier Low Power Dissipation: 300 mw Monotonicity Guaranteed over Temperature Guaranteed for Operation with 12 V Supplies Improved Replacement for
More information12-Bit Quad Voltage Output DIGITAL-TO-ANALOG CONVERTER
DAC764 DAC765 DAC764 DAC765 -Bit Quad Voltage Output DIGITAL-TO-ANALOG CONVERTER FEATURES LOW POWER: 0mW UNIPOLAR OR BIPOLAR OPERATION SETTLING TIME: 0µs to 0.0% -BIT LINEARITY AND MONOTONICITY: to RESET
More informationHigh Current, High Power OPERATIONAL AMPLIFIER
High Current, High Power OPERATIONAL AMPLIFIER FEATURES HIGH OUTPUT CURRENT: A WIDE POWER SUPPLY VOLTAGE: ±V to ±5V USER-SET CURRENT LIMIT SLEW RATE: V/µs FET INPUT: I B = pa max CLASS A/B OUTPUT STAGE
More informationFour-Channel Sample-and-Hold Amplifier AD684
a FEATURES Four Matched Sample-and-Hold Amplifiers Independent Inputs, Outputs and Control Pins 500 ns Hold Mode Settling 1 s Maximum Acquisition Time to 0.01% Low Droop Rate: 0.01 V/ s Internal Hold Capacitors
More informationHigh-Frequency VOLTAGE-TO-FREQUENCY CONVERTER
High-Frequency VOLTAGE-TO-FREQUEY CONVERTER FEATURES HIGH-FREQUEY OPERATION: 4MHz FS max EXCELLENT LINEARITY: ±.% typ at MHz PRECISION V REFEREE DISABLE PIN LOW JITTER DESCRIPTION The voltage-to-frequency
More informationDual FET-Input, Low Distortion OPERATIONAL AMPLIFIER
Dual FET-Input, Low Distortion OPERATIONAL AMPLIFIER FEATURES LOW DISTORTION:.3% at khz LOW NOISE: nv/ Hz HIGH SLEW RATE: 2V/µs WIDE GAIN-BANDWIDTH: 2MHz UNITY-GAIN STABLE WIDE SUPPLY RANGE: V S = ±4.
More informationMicroprocessor-Compatible 12-Bit D/A Converter AD767*
a FEATURES Complete 12-Bit D/A Function On-Chip Output Amplifier High Stability Buried Zener Reference Fast 40 ns Write Pulse 0.3" Skinny DIP and PLCC Packages Single Chip Construction Monotonicity Guaranteed
More informationLow Noise, Low Distortion INSTRUMENTATION AMPLIFIER
Low Noise, Low Distortion INSTRUMENTATION AMPLIFIER FEATURES LOW NOISE: nv/ Hz LOW THDN:.9% at khz, G = HIGH GBW: MHz at G = WIDE SUPPLY RANGE: ±9V to ±V HIGH CMRR: >db BUILT-IN GAIN SETTING RESISTORS:
More informationHigh Precision 10 V IC Reference AD581
High Precision 0 V IC Reference FEATURES Laser trimmed to high accuracy 0.000 V ±5 mv (L and U models) Trimmed temperature coefficient 5 ppm/ C maximum, 0 C to 70 C (L model) 0 ppm/ C maximum, 55 C to
More informationPrecision, Low Power INSTRUMENTATION AMPLIFIER
Precision, Low Power INSTRUMENTATION AMPLIFIER FEATURES LOW OFFSET VOLTAGE: µv max LOW DRIFT:.µV/ C max LOW INPUT BIAS CURRENT: na max HIGH CMR: db min INPUTS PROTECTED TO ±V WIDE SUPPLY RANGE: ±. to ±V
More informationUltra-Low Bias Current Difet OPERATIONAL AMPLIFIER
OPA9 Ultra-Low Bias Current Difet OPERATIONAL AMPLIFIER FEATURES ULTRA-LOW BIAS CURRENT: fa max LOW OFFSET: mv max LOW DRIFT: µv/ C max HIGH OPEN-LOOP GAIN: 9dB min LOW NOISE: nv/ Hz at khz PLASTIC DIP
More informationVoltage-to-Frequency and Frequency-to-Voltage CONVERTER
Voltage-to-Frequency and Frequency-to-Voltage CONVERTER FEATURES OPERATION UP TO 500kHz EXCELLENT LINEARITY ±0.0% max at 0kHz FS ±0.05% max at 00kHz FS V/F OR F/V CONVERSION MONOTONIC VOLTAGE OR CURRENT
More information12-Bit Serial Input DIGITAL-TO-ANALOG CONVERTER
-Bit Serial Input DIGITAL-TO-ANALOG CONVERTER FEATURES LOW POWER:.5mW FAST SETTLING: 7µs to LSB mv LSB WITH.95V FULL-SCALE RANGE COMPLETE WITH REFERENCE -BIT LINEARITY AND MONOTONICITY OVER INDUSTRIAL
More informationHigh Precision OPERATIONAL AMPLIFIERS
OPA OPA OPA OPA OPA OPA OPA OPA OPA For most current data sheet and other product information, visit www.burr-brown.com High Precision OPERATIONAL AMPLIFIERS FEATURES ULTRA LOW OFFSET VOLTAGE: µv ULTRA
More informationAD557 SPECIFICATIONS. T A = 25 C, V CC = 5 V unless otherwise noted) REV. B
SPECIFICATIONS Model Min Typ Max Unit RESOLUTION 8 Bits RELATIVE ACCURACY 0 C to 70 C ± 1/2 1 LSB Ranges 0 to 2.56 V Current Source 5 ma Sink Internal Passive Pull-Down to Ground 2 SETTLING TIME 3 0.8
More informationCMOS 8-Bit Buffered Multiplying DAC AD7524
a FEATURES Microprocessor Compatible (6800, 8085, Z80, Etc.) TTL/ CMOS Compatible Inputs On-Chip Data Latches Endpoint Linearity Low Power Consumption Monotonicity Guaranteed (Full Temperature Range) Latch
More informationSPT BIT, 100 MWPS TTL D/A CONVERTER
FEATURES 12-Bit, 100 MWPS digital-to-analog converter TTL compatibility Low power: 640 mw 1/2 LSB DNL 40 MHz multiplying bandwidth Industrial temperature range Superior performance over AD9713 Improved
More informationDAC7615 FPO DAC7615. Serial Input, 12-Bit, Quad, Voltage Output DIGITAL-TO-ANALOG CONVERTER GND. Input Register A. DAC Register A.
FPO Serial Input, -Bit, Quad, Voltage Output DIGITAL-TO-ANALOG CONVERTER FEATURES LOW POWER: mw UNIPOLAR OR BIPOLAR OPERATION SETTLING TIME: µs to.% -BIT LINEARITY AND MONOTONICITY: C to USER SELECTABLE
More informationHigh Speed 12-Bit Monolithic D/A Converters AD565A/AD566A
a FEATURES Single Chip Construction Very High Speed Settling to 1/2 AD565A: 250 ns max AD566A: 350 ns max Full-Scale Switching Time: 30 ns Guaranteed for Operation with 12 V (565A) Supplies, with 12 V
More informationDACPORT Low Cost, Complete P-Compatible 8-Bit DAC AD557*
a FEATURES Complete 8-Bit DAC Voltage Output 0 V to 2.56 V Internal Precision Band-Gap Reference Single-Supply Operation: 5 V ( 10%) Full Microprocessor Interface Fast: 1 s Voltage Settling to 1/2 LSB
More informationHigh-Voltage, Internally Powered ISOLATION AMPLIFIER
ISO17 High-Voltage, Internally Powered ISOLATION AMPLIFIER FEATURES SIGNAL AND POWER IN ONE TRIPLE-WIDE PACKAGE 8Vpk TEST VOLTAGE 5Vrms CONTINUOUS AC BARRIER RATING WIDE INPUT SIGNAL RANGE: 1V to 1V WIDE
More informationMonolithic SAMPLE/HOLD AMPLIFIER
SHC9 SHC9A Monolithic SAMPLE/HOLD AMPLIFIER FEATURES -BIT THROUGHPUT ACCURACY LESS THAN µs ACQUISITION TIME WIDEBAND NOISE LESS THAN µvrms RELIABLE MONOLITHIC CONSTRUCTION Ω INPUT RESISTANCE TTL-CMOS-COMPATIBLE
More information8-Bit A/D Converter AD673 REV. A FUNCTIONAL BLOCK DIAGRAM
a FEATURES Complete 8-Bit A/D Converter with Reference, Clock and Comparator 30 s Maximum Conversion Time Full 8- or 16-Bit Microprocessor Bus Interface Unipolar and Bipolar Inputs No Missing Codes Over
More informationWideband, High Output Current, Fast Settling Op Amp AD842
a FEATURES AC PERFORMAE Gain Bandwidth Product: 8 MHz (Gain = 2) Fast Settling: ns to.1% for a V Step Slew Rate: 375 V/ s Stable at Gains of 2 or Greater Full Power Bandwidth: 6. MHz for V p-p DC PERFORMAE
More informationDATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC01 February 1991 FEATURES Low distortion 16-bit dynamic range 4 oversampling possible Single 5 V power supply No external components required
More informationUltra Low Input Bias Current INSTRUMENTATION AMPLIFIER
INA6 INA6 INA6 Ultra Low Input Bias Current INSTRUMENTATION AMPLIFIER FEATURES LOW INPUT BIAS CURRENT: fa typ BUFFERED GUARD DRIVE PINS LOW OFFSET VOLTAGE: mv max HIGH COMMON-MODE REJECTION: db () LOW
More informationIsolated, Unregulated DC/DC CONVERTERS
PWS75A PWS76A Isolated, Unregulated DC/DC CONVERTERS FEATURES ISOLATED ±7 TO ±8VDC OUTPUT FROM SINGLE 7 TO 8VDC SUPPLY ±ma OUTPUT AT RATED VOLTAGE ACCURACY HIGH ISOLATION VOLTAGE PWS75A, Vrms PWS76A, 35Vrms
More informationDATASHEET HI5660. Features. Ordering Information. Applications. Pinout. 8-Bit, 125/60MSPS, High Speed D/A Converter. FN4521 Rev 7.
DATASHEET HI5660 8-Bit, 125/60MSPS, High Speed D/A Converter The HI5660 is an 8-bit, 125MSPS, high speed, low power, D/A converter which is implemented in an advanced CMOS process. Operating from a single
More informationLC2 MOS Octal 8-Bit DAC AD7228A
a FEATURES Eight 8-Bit DACs with Output Amplifiers Operates with Single +5 V, +12 V or +15 V or Dual Supplies P Compatible (95 ns WR Pulse) No User Trims Required Skinny 24-Pin DlPs, SOIC, and 28-Terminal
More informationHI Bit, 40 MSPS, High Speed D/A Converter
October 6, 005 Pb-Free and RoHS Compliant HI7 -Bit, 40 MSPS, High Speed D/A Converter Features Throughput Rate......................... 40MHz Resolution................................ -Bit Integral Linearity
More information10-Bit High Speed Multiplying D/A Converter (Universal Digital Logic Interface) DAC10*
a FEATURES Fast Settling: 85 ns Low Full-Scale Drift: 0 ppm/ C Nonlinearity to 0.05% Max Over Temperature Range Complementary Current Outputs: 0 ma to ma Wide Range Multiplying Capability: MHz Bandwidth
More informationSCLK 4 CS 1. Maxim Integrated Products 1
19-172; Rev ; 4/ Dual, 8-Bit, Voltage-Output General Description The contains two 8-bit, buffered, voltage-output digital-to-analog converters (DAC A and DAC B) in a small 8-pin SOT23 package. Both DAC
More information10-Bit µp-compatible D/A converter
DESCRIPTION The is a microprocessor-compatible monolithic 10-bit digital-to-analog converter subsystem. This device offers 10-bit resolution and ±0.1% accuracy and monotonicity guaranteed over full operating
More informationSingle Supply, Rail to Rail Low Power FET-Input Op Amp AD820
a FEATURES True Single Supply Operation Output Swings Rail-to-Rail Input Voltage Range Extends Below Ground Single Supply Capability from + V to + V Dual Supply Capability from. V to 8 V Excellent Load
More informationLM1971Overture Audio Attenuator Series Digitally Controlled 62 db Audio Attenuator with/mute
LM1971Overture Audio Attenuator Series Digitally Controlled 62 db Audio Attenuator with/mute General Description The LM1971 is a digitally controlled single channel audio attenuator fabricated on a CMOS
More informationPrecision INSTRUMENTATION AMPLIFIER
Precision INSTRUMENTATION AMPLIFIER FEATURES LOW OFFSET VOLTAGE: 5µV max LOW DRIFT:.5µV/ C max LOW INPUT BIAS CURRENT: na max HIGH COMMON-MODE REJECTION: 5dB min INPUT OVER-VOLTAGE PROTECTION: ±V WIDE
More informationAD9300 SPECIFICATIONS ELECTRICAL CHARACTERISTICS ( V S = 12 V 5%; C L = 10 pf; R L = 2 k, unless otherwise noted) COMMERCIAL 0 C to +70 C Test AD9300K
a FEATURES 34 MHz Full Power Bandwidth 0.1 db Gain Flatness to 8 MHz 72 db Crosstalk Rejection @ 10 MHz 0.03 /0.01% Differential Phase/Gain Cascadable for Switch Matrices MIL-STD-883 Compliant Versions
More informationFEATURES APPLICATIONS TYPICAL APPLICATION. LTC1451 LTC1452/LTC Bit Rail-to-Rail Micropower DACs in SO-8 DESCRIPTION
12-Bit Rail-to-Rail Micropower DACs in SO-8 FEATRES 12-Bit Resolution Buffered True Rail-to-Rail Voltage Output 3V Operation (LTC1453), I CC : 250µA Typ 5V Operation (), I CC : 400µA Typ 3V to 5V Operation
More informationPHOTODIODE WITH ON-CHIP AMPLIFIER
PHOTODIODE WITH ON-CHIP AMPLIFIER FEATURES BANDWIDTH: khz PHOTODIODE SIZE:.9 x.9 inch (2.29 x 2.29mm) FEEDBACK RESISTOR HIGH RESPONSIVITY: A/W (6nm) LOW DARK ERRORS: 2mV WIDE SUPPLY RANGE: ±2.2 to ±18V
More informationLC2 MOS Complete 12-Bit Multiplying DAC AD7845
a FEATURES 12-Bit CMOS MDAC with Output Amplifier 4-Quadrant Multiplication Guaranteed Monotonic (T MIN to T MAX ) Space-Saving 0.3" DIPs and 24- or 28-Terminal Surface Mount Packages Application Resistors
More informationAPPLICATION BULLETIN PRINCIPLES OF DATA ACQUISITION AND CONVERSION. Reconstructed Wave Form
APPLICATION BULLETIN Mailing Address: PO Box 11400 Tucson, AZ 85734 Street Address: 6730 S. Tucson Blvd. Tucson, AZ 85706 Tel: (60) 746-1111 Twx: 910-95-111 Telex: 066-6491 FAX (60) 889-1510 Immediate
More informationLow-Cost, Internally Powered ISOLATION AMPLIFIER
Low-Cost, Internally Powered ISOLATION AMPLIFIER FEATURES SIGNAL AND POWER IN ONE DOUBLE-WIDE (.6") SIDE-BRAZED PACKAGE 56Vpk TEST VOLTAGE 15Vrms CONTINUOUS AC BARRIER RATING WIDE INPUT SIGNAL RANGE: V
More informationSoftware Programmable Gain Amplifier AD526
a FEATURES Digitally Programmable Binary Gains from to 6 Two-Chip Cascade Mode Achieves Binary Gain from to 256 Gain Error: 0.0% Max, Gain =, 2, 4 (C Grade) 0.02% Max, Gain = 8, 6 (C Grade) 0.5 ppm/ C
More information16-Bit, High Speed, MicroPower Sampling ANALOG-TO-DIGITAL CONVERTER
For most current data sheet and other product information, visit www.burr-brown.com 6-Bit, High Speed, MicroPower Sampling ANALOG-TO-DIGITAL CONVERTER FEATURES BIPOLAR INPUT RANGE khz SAMPLING RATE MICRO
More informationHigh Precision 10 V IC Reference AD581*
a FEATURES Laser Trimmed to High Accuracy: 10.000 Volts 5 mv (L and U) Trimmed Temperature Coefficient: 5 ppm/ C max, 0 C to +70 C (L) 10 ppm/ C max, 55 C to +125 C (U) Excellent Long-Term Stability: 25
More information1.2 V Precision Low Noise Shunt Voltage Reference ADR512
1.2 V Precision Low Noise Shunt Voltage Reference FEATURES Precision 1.200 V Voltage Reference Ultracompact 3 mm 3 mm SOT-23 Package No External Capacitor Required Low Output Noise: 4 V p-p (0.1 Hz to
More information