AD9852 Block Diagram. Digital Multiplier. Inv. Sinc Filter. Sine-to-Amplitude. Converter. Ramp-up/Down Clock/Logic & Multiplexer

Transcription

1 a CMOS 300 MHz Complete-DDS PRELIMINARY TECHNICAL DATA FEATURES 300 MHz Internal Clock Rate 12-bit Sine Wave Output DAC 12-bit Auxiliary or Control DAC Ultra High-speed, 3ps RMS Jitter Comparator Excellent Dynamic Performance: 80 db 100 MHz (±1 MHz) Aout 4-20 Programmable Reference Clock Multiplier Dual 48-bit Programmable Frequency Registers Dual 14-bit Programmable Phase Offset Registers 12-bit Amplitude Modulation and Programmable Shaped On-Off Keying Function Single pin FSK and PSK data interface Linear or Non-Linear FM Chirp Functions with Single Pin Frequency Hold Function Frequency-Ramped FSK AD9852 Block Diagram AD9852 Automatic Bi-directional Frequency Sweep SIN (X)/X Correction Simplified Control Interface: 10 MHz Serial, 2 or 3-wire SPI compatible or 100 MHz Parallel 8-Bit Byte Programming +3.3 V Single Supply Multiple Power-Down Functions Single-Ended or Differential Input Reference Clock Small 80 -pin LQFP Packaging APPLICATIONS Agile, L.O. Frequency Synthesis Programmable Clock Generator FM Chirp Source for Radar and Scanning Systems Test and Measurement Equipment Commercial & Amateur RF exciter Diff./Single Select Reference Clock In 4X - 20X Ref. Clock Multiplier System Clock Frequency Accumulator 300 MHz DDS Phase Accumulator Phase/Offset Modulation Sine-to-Amplitude I Converter Q Inv. Sinc Filter Digital Multiplier 12 Ramp-up/Down Clock/Logic & Multiplexer bit Data 12-Bit DDS DAC 12-Bit Control DAC Analog Out DAC R SET Analog Out FSK/BPSK/HOLD Data In Bi-directional I/O Update Frequency Tuning Word/Phase Word Multiplexer & Ramp Start Stop Logic 48-bit Frequency Tuning Word 14-bit Phase Offset/ Modulation Programming Registers Amplitude Modulation Data 12 AD9852 Shaped On-Off Keying Analog In Read Write I/O I/O Port Port Buffers Programmable Rate and Update Clocks + Comparator - Clock Out Serial/Parallel Select 6-bit Address or Serial Programming lines 8-bit Parallel Load Master Reset +Vs Gnd Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. 7/20/99 REV. PrA 1

2 GENERAL DESCRIPTION The AD9852 digital synthesizer is a highly integrated CMOS configured with the on-board comparator, the 12-bit control DAC device that uses advanced DDS technology, coupled with (2) facilitates pulse-width modulation (PWM) and static duty cycle internal high-speed, high performance D/A converters and control, in the high-speed clock generator application. A 12-bit comparator to form a digitally-programmable single-tone digital multiplier permits programmable amplitude modulation of frequency synthesizer. When referenced to an accurate clock the sine wave output, shaped on-off keying and precise amplitude source, the AD9852 generates a highly stable, frequency, phase control. The AD9852 s programmable 4-20 REFCLK and amplitude programmable sinewave output that can be used as Multiplier circuit generates the 300 MHz (maximum) clock an agile L.O. in communications, radar, and many other internally from a lower frequency external reference clock. This applications. The AD9852's innovative high-speed DDS core saves the user the expense and difficulty of implementing a 300 provides 48-bit frequency resolution (1 microhertz tuning steps). MHz clock source. Direct 300 MHz clocking is also Phase truncation to 17-bits assures excellent digital SFDR accommodated with either single-ended or differential inputs. performance. The AD9852's circuit architecture allows the Single-pin conventional FSK and the enhanced spectral qualities generation of a single-tone output at frequencies up to 150 MHz, of ramped FSK are provided. The AD9852 uses advanced.35 which can be digitally tuned at a rate of up to 100 million new micron CMOS technology to provide this high level of frequencies per second. The (externally filtered) sine wave output functionality on a single +3.3 V supply. can be converted to a square wave using the internal comparator for agile clock generator applications. The device provides 14- The AD9852 is available in a space-saving 80-pin LQFP surface bits of digitally-controlled phase modulation and single-pin PSK. mount package. It is pin-for-pin compatible with the AD9854 The 12-bit DAC, coupled with the innovative DDS architecture, Quadrature DDS. It is specified to operate over the extended provide excellent wideband and narrowband analog output industrial temperature range of -40 to +85 C. SFDR. The 12-bit auxiliary DAC is user-programmable and can accept input data at a 100 MSPS (maximum) rate. When Preliminary Pin Assignments DVDD DVDD DGND DGND DGND DGND DVDD DVDD DGND Master RESET S/P SELECT REFCLOCK REFCLOCKB AGND AGND AVDD Diff Clk Enable nc AGND PLL Filter D7 D6 D5 D4 D3 D2 D1 D0 DVDD DVDD DGND DGND nc PIN 1 IDENTIFIER AD9852 TOP VIEW (Not to Scale) 80-PIN LQFP 14 x 14 x AVDD AGND nc nc DAC Rset DACBP AVDD AGND IOUT2 IOUT2B AVDD IOUT1B IOUT1 A AGND A4 A3 A2/IO RESET A1/SDO A0/SDIO I/O UD AGND AGND AVDD VINN VINP AGND WRB/SCLK RDB/CSB DVDD DVDD DVDD DGND DGND DGND FSK/BPSK/HOLD SHAPED KEYING AVDD AVDD AGND AGND nc VOUT AVDD AVDD AGND AGND 7/20/99 REV. PrA 2

3 ABSOLUTE MAXIMUM RATINGS 1 Maximum Junction Temp C Storage Temperature C to +165 C Vs V Operating Temp C to +85 C Digital Inputs V to +Vs Lead Temp. (10 sec. soldering) C Digital Output Current... 5 ma Maximum Clock Frequency TBD MHz AD9852 PRELIMINARY ELECTRICAL SPECIFICATIONS (V S =+3.3 V ±5%, R SET =3.9 kω, External reference clock frequency = 30 MHz with REFCLK Multiplier enabled at 10 ) unless otherwise noted. Parameter Temp Test Level AD9852 Units Min Typ Max REF CLOCK INPUT CHARACTERISTICS 2 Internal Clock Frequency Range FULL VI MHz External REF Clock Frequency Range: REFCLK Multiplier Enabled FULL VI 5 75 MHz REFCLK Multiplier Disabled FULL VI MHz Duty Cycle +25 C V 50 % Input Capacitance +25 C IV 3 pf Input Impedance +25 C IV 100 MΩ Common-mode Voltage Range (Differential Mode) +25 C TBD V V IH (Single-ended Mode) +25 C TBD V V IL (Single-ended Mode) +25 C TBD V DAC STATIC OUTPUT CHARACTERISTICS (apply to both DDS and Auxiliary DAC s) Output Update Speed FULL I 300 MSPS Resolution +25 C IV 12 Bits Full-Scale Output Current +25 C IV ma Gain error +25 C I %FS Output Offset +25 C I 10 ua Differential Non-linearity +25 C I.5 lsb Integral Non-linearity +25 C I 1 lsb Output Impedance +25 C I 100 kω Voltage Compliance Range +25 C I V DDS DAC DYNAMIC OUTPUT CHARACTERISTICS Wideband SFDR: 1 to 20 MHz Aout +25 C V TBD 70 dbc 20 to 40 MHz Aout +25 C V TBD 65 dbc 40 to 60 MHz Aout +25 C V TBD 60 dbc 60 to 80 MHz Aout +25 C V TBD 55 dbc 80 to 100 MHz Aout +25 C V TBD 55 dbc 100 to 120 MHz Aout +25 C V TBD 55 dbc Narrowband SFDR: 10 MHz Aout (± 1 MHz) +25 C V TBD TBD dbc 10 MHz Aout (± 250 khz) +25 C V TBD TBD dbc 10 MHz Aout (± 50 khz) +25 C V TBD TBD dbc 10 MHz Aout (± 10 khz) +25 C V TBD TBD dbc 30 MHz Aout (± 1 MHz) +25 C V TBD TBD dbc 30 MHz Aout (± 250 khz) +25 C V TBD TBD dbc 30 MHz Aout (± 50 khz) +25 C V TBD TBD dbc 30 MHz Aout (± 10 khz) +25 C V TBD TBD dbc 50 MHz Aout (± 1 MHz) +25 C V TBD TBD dbc 50 MHz Aout (± 250 khz) +25 C V TBD TBD dbc 50 MHz Aout (± 50 khz) +25 C V TBD TBD dbc 50 MHz Aout (± 10 khz) +25 C V TBD TBD dbc 70 MHz Aout (± 1 MHz) +25 C V TBD TBD dbc 70 MHz Aout (± 250 khz) +25 C V TBD TBD dbc 70 MHz Aout (± 50 khz) +25 C V TBD TBD dbc 70 MHz Aout (± 10 khz) +25 C V TBD TBD dbc 7/20/99 REV. PrA 3

4 AD9852 PRELIMINARY ELECTRICAL SPECIFICATIONS (V S =+3.3 V ±5%, R SET =3.9 kω, External reference clock frequency = 30 MHz with REFCLK Multiplier enabled at 10 ) unless otherwise noted. Parameter Temp Test Level AD9852 Units Min Typ Max DAC Narrowband SFDR continued: 90 MHz Aout (± 1 MHz) +25 C V TBD TBD dbc 90 MHz Aout (± 250 khz) +25 C V TBD TBD dbc 90 MHz Aout (± 50 khz) +25 C V TBD TBD dbc 90 MHz Aout (± 10 khz) +25 C V TBD TBD dbc 110 MHz Aout (± 1 MHz) +25 C V TBD TBD dbc 110 MHz Aout (± 250 khz) +25 C V TBD TBD dbc 110 MHz Aout (± 50 khz) +25 C V TBD TBD dbc 11 0MHz Aout (± 10 khz) +25 C V TBD TBD dbc DDS DAC SIGNAL-TO-NOISE RATIO (calculated) +25 C TBD db DDS DAC Residual Phase Noise (Freq TBD) 1 khz Offset +25 C TBD dbc/hz 10 khz Offset +25 C TBD dbc/hz 100 khz Offset +25 C TBD dbc/hz Pipeline Delays TBD +25 C TBD SysClk Cycles Phase Accumulator & DSP Algorithm +25 C TBD SysClk Cycles Inverse Sinc Filter +25 C TBD SysClk Cycles Digital Multiplier +25 C TBD SysClk Cycles MASTER RESET DURATION +25 C 10 SysClk Cycles DIGITAL (AM) MULTIPLIER DYNAMIC RANGE +25 C TBD db COMPARATOR INPUT CHARACTERISTICS Input Capacitance +25 C V 3 pf Input Resistance +25 C IV 500 kω Input Current +25 C I ±12 µa Hysteresis +25 C IV 10 mv Input Voltage Range +25 C IV 0 V DD V COMPARATOR OUTPUT CHARACTERISTICS Logic "1" voltage, high Z load FULL VI +2.7 V Logic "0" voltage, high Z load FULL VI +0.4 V Output Power, 50-ohm load, 100 MHz toggle rate +25 C IV 10 dbm Propagation Delay +25 C IV 3 ns Output Duty Cycle Error C IV ±5 % Rise/Fall Time +25 C IV 1 ns Toggle Rate, high Z load +25 C IV 300 MHz Toggle Rate, 50-ohm load +25 C IV 400 MHz Output Jitter C IV 3 ps RMS COMPARATOR NARROWBAND SFDR 5 10 MHz (± 1 MHz) +25 C V TBD TBD dbc 10 MHz (± 250 khz) +25 C V TBD TBD dbc 10 MHz (± 50 khz) +25 C V TBD TBD dbc 10 MHz (± 10 khz) +25 C V TBD TBD dbc 70 MHz (± 1 MHz) +25 C V TBD TBD dbc 70 MHz (± 250 khz) +25 C V TBD TBD dbc 70 MHz (± 50 khz) +25 C V TBD TBD dbc 70 MHz (± 10 khz) +25 C V TBD TBD dbc 110 MHz (± 1 MHz) +25 C V TBD TBD dbc 110 MHz (± 250 khz) +25 C V TBD TBD dbc 110 MHz (± 50 khz) +25 C V TBD TBD dbc 110MHz (± 10 khz) +25 C V TBD TBD dbc CLOCK GENERATOR OUTPUT JITTER 5 MHz +25 C IV 20 ps RMS 7/20/99 REV. PrA 4

5 AD9852 PRELIMINARY ELECTRICAL SPECIFICATIONS (V S =+3.3 V ±5%, R SET =3.9 kω, External reference clock frequency = 30 MHz with REFCLK Multiplier enabled at 10 ) unless otherwise noted. 10 MHz +25 C IV 20 ps RMS 40 MHz +25 C IV 20 ps RMS 80 MHz +25 C IV 20 ps RMS 120 MHz +25 C IV 20 ps RMS CMOS LOGIC INPUTS Logic "1" Voltage +25 C I 2.7 V Logic "0" Voltage +25 C I 0.4 V Logic "1" Current +25 C IV ±12 ua Logic "0" Current +25 C IV ±12 ua Input Capacitance +25 C V 3 pf POWER SUPPLY +Vs Current C I 1000 ma +Vs Current C 600 ma 6 P Diss +25 C 3.3 W 7 P Diss +25 C 2 W P DISS Power-down Mode +25 C I 10 mw NOTES 1 Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure of absolute maximum rating conditions for extended periods of time may affect device reliability. 2 The reference clock inputs are configured to accept a 1 V p-p (minimum) dc offset sine wave centered at ½ the applied Vdd or a 3 V TTL-level pulse input. 3 Change in duty cycle from 1 to 100 MHz with 1V p-p sine wave input and.5v threshold. 4 Represents comparator s inherent jitter contribution. Input signal is a 1 volt, 40 MHz square wave. Measurement device Wavecrest DTS Comparator input originates from DDS section via external 7-pole elliptic LPF. Single-ended input,.5v p-p. Comparator output terminated 50 Ohms. 6 All functions engaged 7 All functions except inverse sinc and digital multipliers engaged. EXPLANATION OF TEST LEVELS Test Level I - 100% Production Tested. III - Sample Tested Only. IV - Parameter is guaranteed by design and characterization testing. V - Parameter is a typical value only. VI - All devices are 100% production tested at +25 C. 100% production tested at temperature extremes for military temperature devices; guaranteed by design and characterization testing for industrial devices. ORDERING GUIDE Model Temperature Range Package Description Package Option AD9852AST AD9852ASQ AD9852/PCB 7/20/99 REV. PrA 5

6 Table I. AD9852 PIN FUNCTION DESCRIPTIONS REFCLK Pin 69. Single-ended reference clock input or one of two differential clock signals. Normal 3.3V CMOS logic levels or 1V p-p sine wave centered about +1.6V. REFCLKB Pin 68. The complementary (180 degrees out of phase) differential clock signal. User should tie this pin high or low when single-ended clock mode is selected. Same signal levels as REFCLK above. DIFF CLK Pin 64. Digital input to select either differential (logic high) or single-ended (logic low) reference clock mode. ENABLE In the single-ended mode, pin 68 above is switched out of the clock path, and pin 69 assumes total control of the REFCLK function. In differential mode, both pins 68 and 69 work together to provide REFCLK function. DAC R SET Pin 56. Common connection for both sine and control DAC s to set the full-scale output current. R SET = 39.9/Iout. Normal R SET range is from 8k (5 ma) to 2k (20 ma). DACBP Pin 55. Common by-pass capacitor connection for both DAC s. A.01 µf chip cap from this pin to AVDD improves harmonic distortion and SFDR slightly. No connect is permissible (slight SFDR degradation). A GND Pins 33, 34, 39, 40, 41, 45, 46, 47, 53, 59, 62, 66, 67. Connections for analog circuitry ground return. Same potential as D GND D GND Pins 11, 12, 26, 27, 28, 72, 75, 76, 77, 78. Connections for digital circuitry ground return. Same potential as A GND A VDD Pins 31, 32, 37, 38, 44, 50, 54, 60, 65. Connections for the analog circuitry supply voltage. Nominally 3.3 volts more positive than A GND and D GND. D VDD Pins 9, 10, 23, 24, 25, 73, 74, 79, 80. Connections for the digital circuitry supply voltage. Nominally 3.3 volts more positive than A GND and D GND. MASTER Pin 71. Initializes the serial/parallel programming bus to prepare for user programming; sets programming RESET registers to a do-nothing state defined by the default values seen in the Register Layout table. Active on logic high. Asserting MASTER RESET is essential for proper operation upon power-up. IOUT1 Pin 48. Unipolar current output of the DDS sine wave output DAC. IOUT1B IOUT2 IOUT2B VINP VINN VOUT nc D7 D0 WRB RDB A5 A0 SDIO SDO I/O RESET Pin 49. Complementary unipolar current output of the sine wave output DAC. Pin 52. Unipolar current output of the auxiliary DAC. This DAC can only be programmed to accept external 12-bit data via the parallel or serial interface bus. Pin 51. Complementary unipolar current output of the auxiliary or control DAC. Pin 42. Voltage input positive. The internal high-speed comparator s non-inverting input. Pin 43. Voltage input negative. The internal high-speed comparator s inverting input. Pin 36. Internal high-speed comparator s non-inverted output pin. Designed to drive 10 dbm to 50-ohm load as well as standard CMOS logic levels. Pins 13, 35, 57, 58, 63. No internal connection. Pins bit bi-directional parallel programming data inputs. Used only in Parallel Programming mode. Pin 21. Write parallel data to programming registers. Shared function with SCLK below. Pin 22. Read parallel data from programming registers. Shared function with CSB below. Pins bit parallel address inputs for Program Registers. Used only in Parallel Programming mode. A0, A1 and A2 have a second function when the Serial Programming mode is selected. See immediately below. Pin 19. Bi-directional serial data input/output for use in 2-wire serial communication mode. Pin 18. Uni-directional serial data output for use in 3-wire serial communication mode. Pin 17. Allows a RESET of the serial communications bus that is unresponsive due to improper programming protocol. Resetting the serial bus in this manner does not affect previous programming nor does it invoke the default programming values seen in the Register Layout table. Active HIGH. 7/20/99 REV. PrA 6

7 Table I. AD9852 PIN FUNCTION DESCRIPTIONS CONTINUED SCLK CSB S/P SELECT I/O UD FSK/BPSK/ HOLD SHAPED KEYING PLL FILTER Pin 21. Serial clock signal associated with the serial programming bus. Data is registered on the rising edge. This pin is shared with WRB when the parallel mode is selected. Pin 22. Chip-select signal associated with the serial programming bus. Active LOW. This pin is shared with RDB when the parallel mode is selected. Pin 70. Selects between Serial Programming mode (logic LOW) and Parallel Programming mode (logic HIGH) Pin 20. Bi-directional frequency update signal. Direction is selected in Control Register. If selected as an input, a rising edge will transfer the contents of the programming registers to the internal works of the IC for processing. If I/O UD is selected as an output, an output pulse (low to high) of 8 system clock cycle duration indicates that an internal frequency update has occurred. Pin 29. Multi-function pin according the mode of operation selected in the programming control register. If in the FSK mode logic low selects F1, logic high selects F2. If in the BPSK mode, logic low selects phase 1, logic high selects phase 2. If in the CHIRP mode, logic high engages the HOLD function which will cause the frequency accumulator to halt at its current location. To resume or commence CHIRP, logic low is asserted. Pin 30. Must first be selected in the programming control register to function. A logic high will cause the DDS sinewave DAC outputs to ramp-up from zero-scale to full-scale amplitude at a pre-programmed rate. Logic low causes the full-scale output to ramp-down to zero-scale at the pre-programmed rate. This pin has no effect upon the auxiliary DAC. Pin 61. Connection for external series RC loop filter to Vdd. Recommended component values 1.3k and.01µf. Synthesizer Functional Description Internal & External Update Clock This function is comprised of a bi-directional I/O pin, Pin 20, and a programmable 32-bit down-counter. In order for programming changes to be transferred from the I/O Buffer registers to the active core of the DDS, a clock signal (low to high edge) must be externally supplied to Pin 20 or internally generated by the 32-bit Update Clock. An externally generated Update Clock is internally synchronized with the system clock to prevent partial transfer of program register information due to violation of data setup or hold times. This mode gives the user complete control of when updated program information becomes effective. The default mode is set for internal update clock (Int Update Clk control register bit is logic high). To switch to external update clock mode, the Int Update Clk register bit must be set to logic low. The internal update mode generates automatic, periodic update pulses whose time period is set by the user. An internally generated Update Clock can be established by programming the 32-bit Update Clock registers (address hex) and setting the Int Update Clk (address 1F hex) control register bit to logic high. The update clock down-counter function operates at the system clock/2 (150 MHz maximum) and counts down from a 32-bit binary value (programmed by the user). When the count reaches 0, an automatic I/O Update of the DDS output or functions is generated. The update clock is routed internally and externally on Pin 20 to allow users to synchronize programming of update information with the update clock rate. The time period between update pulses is given as (N+1) *(SYSTEM CLOCK PERIOD/2), where N is the 32-bit value programmed by the user. Allowable range of N is from 1 to (2 32 1). The internally generated Update pulse output on Pin 20 has a fixed duration of ten system clock cycles Shaped On-Off Keying Allows user to control the ramp-up and ramp-down time of an on-off emission from the DDS sine wave DAC. This function is used in burst transmissions of digital data to reduce the adverse spectral impact of short, abrupt bursts of data. Users must first enable the digital multipliers by setting the OSK EN bit (control register address 20 hex) to logic high in the control register. Otherwise, if OSK EN bit is set low, the digital multipliers responsible for amplitude-control are by-passed and the I and Q DAC outputs are set to full-scale amplitude. 7/20/99 REV. PrA 7

8 Abrupt on-off keying Shaped on-off keying In addition to setting the OSK EN bit, a second control bit, OSK INT (also at address 20 hex) must be set to logic high. Logic high selects the linear internal control of the output ramp-up or ramp-down function. A logic low in the OSK INT bit switches control of the digital multiplier to user programmable 12-bit register allowing users to dynamically shape the amplitude transition in practically any fashion. This 12-bit register, labeled Output Shape Key I is located at address s 21 through 22 hex in the register layout table. The maximum output amplitude is a function of the Rset resistor and is not programmable; however, in the OSK INT mode users can program any amplitude between zero and full-scale as the maximum output level. Next, the transition time from zero-scale to full-scale must be programmed. The transition time is a function of two fixed elements and one variable. The variable element is the programmable 8-bit RAMP RATE COUNTER.. This is a down-counter being clocked at the system clock rate (300 MHz max.) that outputs one pulse whenever the counter reaches zero. This pulse is routed to a 12-bit counter that increments one LSB for every pulse received. The outputs of the 12-bit counter are connected to the 12-bit digital multiplier. When the digital multiplier has a value of all zero s at its inputs, the input signal is multiplier by zero, producing zeroscale. When the multiplier has a value of all one s, the input signal is multiplied by a value of 1, producing full-scale. There are 4094 remaining fractional multiplier values that will produce output amplitudes corresponding to their binary values. DIGITIAL SIGNAL IN 12 OSK EN = 0 OSK EN = 1 (Bypass Multiplier) 12 BIT DIGITAL MULTIPLIER OSK EN = 0 OSK EN = 1 12 DDS SINEWAVE DAC 12 User Programmable 12- bit sinewave multiplier 12 "Output Shape Key Q Mult" register OSK INT = 0 OSK INT = BIT COUNTER 1 8-BIT DOWN COUNTER SYSTEM CLOCK SHAPED KEYING PIN 7/20/99 REV. PrA 8

9 Above: Block diagram of sine wave-pathway of the digital multiplier section responsible for Shaped Keying function. The two fixed elements are the clock period of the system clock (that drives the Ramp Rate Counter) and the 4096 amplitude steps between zero-scale and fullscale. To give an example, assume that the System Clock of the AD9852 is 100 MHz (10 ns period). If the Ramp Rate Counter is programmed for a minimum count of 1, it will take two system clock periods (one rising edge loads the count-down value, the next edge decrements the counter from 1 to zero). The relationship of the 8-bit count-down value to the time period between output pulses is given as: (N+1) * SYSTEM CLOCK PERIOD, where N is the 8-bit count-down value. It will take 4096 of these pulses to advance the 12-bit up-counter from zero-scale to fullscale. Therefore, the minimum shaped keying ramp time for a 100 MHz system clock is 4096 * 2 * 10 ns = approximately 82 microseconds. The maximum ramp time will be 4096 * 256 * 10 ns * 4096 = approximately 10.5 msec. Finally, changing the logic stage of pin 30, shaped keying will automatically perform the programmed output envelope functions when OSK INT is high. A logic high on Pin 30 causes the outputs to linearly ramp-up to full-scale amplitude and hold until the logic level is changed to low causing the outputs to rampdown to zero-scale. DDS DAC the 300 MSPS (maximum) sine wave output whose maximum output amplitude is set by the DAC R SET resistor at pin 56. This is a current-out DAC with a full-scale maximum output of 20 ma; however, a nominal 10 ma output current provides best spurious-free dynamic range (SFDR) performance. The value of R SET = 39.93/Iout, where Iout is in amps. DAC output compliance limits the maximum useable voltage developed at the outputs to -.5 to +1V. Voltages developed beyond this limitation will cause excessive DAC distortion and possibly permanent damage. The user must choose a proper load impedance to limit the output voltage swing to <= compliance limits. Both DAC outputs, true & complement, should be terminated equally for best SFDR, especially at higher output frequencies where harmonic distortion is at its worst. for DAC output amplitude variations over frequency to achieve flat amplitude response from dc to Nyquist. A digital multipliers follows the inverse sinc filter to allow amplitude control, amplitude modulation and amplitude shaped keying. The inverse sinc filter (address 20 hex, Bypass Inv Sinc bit)) and digital multiplier (address 20 hex, OSK EN bit) can be bypassed for power conservation by setting those bits high. Both DACs can be powered-down by setting the DAC PD bit high (address 1D of control register) when not needed. The DDS DAC outputs are designated as IOUT1 and IOUT1B, pins 48 and 49 respectively. Control DAC The 12- bit auxiliary or control DAC can provide DC or AC signals to external circuitry, or enable pulse-width modulation (PWM), or duty cycle control, of the on-board comparator when appropriately configured in the clock generator application. 12-bit data is supplied by the user through the serial or parallel interface to the 12-bit Q DAC register (address 26 and 27 hex) at 100 MHz (maximum) data rate. The control DAC will be updated with the Q DAC register information any time an internal or external I/O UD pulse is generated or supplied by the user at pin 20. This DAC is clocked at the system clock, 300 MSPS (maximum), and has the same maximum output current capability as that of the sine DAC. The single R SET resistor on the AD9852 sets the full-scale output current for both DACs. The control DAC can be separately powered-down for power conservation when not needed by setting the Q DAC POWER-DOWN bit high (address 1D hex). Control DAC outputs are designated as IOUT2 and IOUT2B, pins 52 and 51 respectively. Inverse SINC function this filter pre-compensates input data to the sine DAC for the SIN (X)/X roll-off function to allow wide bandwidth signals (such as QPSK) to be output from the sine DAC without appreciable amplitude variations that will cause increased EVM (error vector magnitude). The inverse SINC function may be by-passed to significantly reduce power consumption, especially at higher clock speeds. The control DAC is not equipped with the The DDS DAC is preceded by an inverse SIN (X)/X filter (a.k.a. inverse sinc filter) that pre-compensates inverse since function. 7/20/99 REV. PrA 9

10 Inverse sinc is engaged by default and is bypassed by register 20 (hex) in the Register Layout Table. bringing the Bypass Inv Sinc bit high in control Fundamental output power decreases with increasing frequency Fundamental output power is flat from dc to ½ FCLK Normal Sin x/x power envelope REFCLK Multiplier this is a programmable PLL reference clock multiplier that allows the user to select an integer clock multiplying value over the range of 4 to 20 by which the REFCLK input will be multiplied. Inverse Sin x/x (inverse sinc) filter engaged Use of this function allows users to input as little as 15 MHz to produce a 300 MHz system clock. Five bits in control register 1E hex set the multiplier value as follows: Multiplier Ref Mult 4 Ref Mult 3 Ref Mult 2 Ref Mult 1 Ref Mult 0 Value The PLL function can be bypassed to allow direct clocking of the AD9852 from an external clock source. The system clock for the AD9852 is either the output of the REFCLK Multiplier (if it is engaged) or the REFCLK inputs. REFCLK may be either a singleended or differential input by setting pin 64, Diff Clk Enable, low or high respectively. 7/20/99 REV. PrA 10

11 A PLL Range bit in the control register (address 1E Two control bits located at address 20 hex in the hex) allows the VCO gain to be increased (logic Register Layout table apply only to the serial high) or decreased (logic low). Decreased gain means programming mode. LSB First when high dictates that that the VCO becomes less responsive to changes in serial data will be loaded starting with the LSB of the control voltage. Increased gain makes the VCO more word. When low (the default value) serial data is responsive to changes in control voltage and will loaded starting with the MSB of the word. SDO increase the VCO frequency range. Any noise on the Active when high indicates that the SDO pin, Pin 18, VCO control voltage line will cause an increase in is dedicated to reading back data from the AD9852 phase noise of the oscillator. If the VCO gain is registers. When SDO Active is low (default value), increased, then phase noise will increase as well. The this indicates that the SDIO pin, Pin 19 acts as a bidirectional default value of this bit is logic high highest gain to serial data input and output pin and Pin 18 accommodate a maximum clock speed of 300 MHz. If has no function in the serial mode. the system clock is to be less than 200 MHz, it is best to set this bit low for best phase noise performance. Pin 61. PLL Filter, is the connection for an external RC loop filter consisting of a 1.3k resistor in series with a.01 µf capacitor tied to 3.3 volts. The filter is user supplied and must be present for proper REFCLK Multiplier functioning. The filter is connected directly to the PLL phase detector charge pump output stage. Users should exercise care to avoid injecting noise onto this line that controls the VCO output frequency. When REFCLK multiplier is not needed it can be powered-down by setting the PLL POWER-DOWN bit high or by-passed by setting the Bypass PLL bit high in control register address 1D and 1E (hex) respectively. Differential REFCLK Enable: Bringing pin 64 high enables the differential clock mode. In this mode, REFCLK and REFCLKB (pins 69 and 68) are assumed to carry clock signals (3.3V CMOS logic levels or 1V p-p dc offset (to ½ Vdd) sine waves) whose phases differ by 180 degrees. Differential clock signals are preferred over single-ended clocking of the AD9854/52. When pin 64 (Diff Clk Enable) is tied low, REFCLK (pin 69) is the only active clock input. This is referred to as the single-ended mode. In this mode, pin 68 (REFCLKB) should be tied low or high but not left floating. Parallel/Serial programming mode - setting pin 70 high invokes parallel mode, whereas setting pin 70 low will invoke the serial programming mode. Refer to the extensive description of the serial and parallel programming protocol elsewhere in this data sheet. Modes of Operation single-tone, FSK, ramped FSK, CHIRP and PSK modes are selected according to three MODE bits in control register 1F (hex) in the Register Layout Table. The following table applies: M[2] M[1] M[0] Single-tone FUNCTION INVOKED Frequency-shift keying (FSK) Ramped FSK CHIRP Phase-shift keying (BPSK) Each mode will initially use the default conditions that are invoked upon power-up and Master Reset. The default conditions setup a do-nothing state at the DAC outputs (0 Hz, 0 degrees phase, minimum amplitude. A brief discussion of each mode, associated programming registers and control bits follows: Single-Tone Mode: This is the default mode after a master reset. The frequency is determined by the 48-bit Frequency Tuning Word 1 register at address 4 9 hex, and the phase is set in 14-bit Phase Adjust Register 1 at address 0-1 hex. Sine wave output DAC amplitude can be adjusted in the 12-bit digital multiplier register located at register address 21&22 hex. Default values of frequency, phase and amplitude are all zero. To set the output amplitudes to full-scale (not adjustable) change the OSK EN, address 20 hex, bit to logic low (see amplitude discussion under previous Shaped Keying heading). As with all Analog Devices DDS s, the value of the frequency tuning word is determined 7/20/99 REV. PrA 11

12 using the following equation: FTW = degrees offset. The value of 1 LSB is (desired output frequency * 2 N )/SYSCLK. 360/16384 or degrees. Where N is the phase accumulator resolution (48 bits in this instance), frequency is Ramped FSK: A method of FSK whereby expressed in Hertz, and the FTW, frequency tuning word, is a decimal number. Once a decimal number has been calculated, it must be converted to binary format a series of 48 binary-weighted 1 s or 0 s. The fundamental sine wave DAC output frequency range is from dc to ½ SYSCLK. Phase adjust Register #2 and Frequency Tuning Word #2 are not accessible in this mode. Pin 29, FSK, BPSK,HOLD, has no effect. Changing the value in the Phase Adjust Register 1 as suggested above will change the phase of the sine wave DAC output relative to some other event. changes from F1 to F2 are not instantaneous but instead are accomplished in a frequency sweep or ramped fashion. This means that many intermediate frequencies may be output in addition to the primary F1 and F2. The purpose of ramped FSK is to provide better bandwidth containment by softening the instantaneous frequency changes with more gradual changes. The dwell time at F1 and F2 can be equal to or much greater than the time spent at each intermediate frequency. The user controls the dwell time at F1 and F2, the number of intermediate frequencies and time spend at each frequency. Unlike unramped FSK, ramped FSK requires the lowest frequency to be loaded into F1 registers and the highest frequency into F2 registers. Changes in frequency are phase continuous that is, the new frequency uses the last phase of the old frequency as a reference point to compute the first new frequency phase step. Several registers must be programmed to instruct the DDS regarding the resolution of intermediate frequency steps and the time spent at each step. FSK Mode: When selected, the output frequency of the DDS is a function of the values loaded into Frequency Tuning Word registers 1 & 2 AND the logic level of Pin 29. A logic low on Pin 29 (FSK/BPSK/HOLD) chooses F1 (frequency tuning word 1, address 4 9 hex) and a logic high chooses F2 (frequency tuning word 2, register address A F hex). Changes in frequency are practically instantaneous and phase continuous. Other than F2 and Pin 29 becoming active, this mode is identical to single-tone. BPSK Mode: Abbreviation for binary, biphase or bipolar-phase-shift-keying. Nearly identical to the FSK mode except P1 (14-bit phase tuning word 1, register address 0 1 hex) and P2 (phase tuning word 2, register address 2 3 hex) are selected according to the logic state of pin 29. The output frequency is set in frequency tuning word 1 registers. The 14-bit phase values range from all 0 s = 0 degrees offset to all 1 s = Register addresses 1A 1C hex comprise the Ramp Rate Clock register. This is a count-down counter that outputs a pulse whenever the count reaches zero. This counter is being clocked at the System Clock Rate, 300 MHz maximum, and it operates exactly as the 8-bit ramp rate counter described in the previous section labeled Shaped On-Off Keying. The output of this counter is clocking the 48-bit Frequency Accumulator shown as Accu 1 below. The Ramp Rate Clock determines the time spent at each intermediate frequency between F1 and F2. The dwell time spent at F1 and F2 is determined by the duration that the FSK input pin, pin 29, is held high or low after the destination frequency has been reached. Register addresses hex are for the 48- bit Delta Frequency Word. This 48-bit word is accumulated (added to itself) every time it receives a pulse from the ramp rate clock. The output of this accumulator is added to or subtracted from the F1 or F2 frequency 7/20/99 REV. PrA 12

13 word which is fed to the input of the 48-bit the speed at which this happens is a function of Phase Accumulator that forms the numerical the 20-bit ramp rate clock. Once the phase steps for the sine wave output. In this destination frequency is achieved, the ramp fashion, the output frequency is ramped-up rate clock is stopped and this halts the and down according to the state of Pin 29 and frequency accumulation process. ADDER Accu 2 Out Accu 1 48-Bit Delta- Frequency Word Frequency Tuning Word 1 Frequency Tuning Word 2 20-Bit Ramp Rate Clock FSK (pin 29) System Clock The control register contains a Triangle Bit at register address 1F. Setting the bit high causes an automatic ramp-up and ramp-down between F1 and F2 without having to toggle Pin 29. This uses the ramp-rate-clock time period and the delta-frequency-word step size to form a continuously sweeping linear ramp from F1 to F2 and back to F1. This is not FSK or ramped FSK; it is simply an easily implemented function that users may find useful for linear frequency sweeping of the DDS output. To make the linear, ramped FSK mode even more flexible, users can change the 48-bit delta frequency word and/or the 20-bit ramp-rate counter on-the-fly (during the ramping from F1 to F2). To create non-linear frequency changes it is necessary to combine several linear ramps in a piece-wise fashion whose slopes are different. This is done by starting a linear ramp at some rate or slope and then changing the slope (by changing the ramp rate clock or delta frequency word or both) as often as necessary to form the desired non-linear frequency response before the destination frequency has been reached. These changes can be precisely timed using the 32-bit Internal Update Clock (see detailed description elsewhere in this data sheet). Finally, two additional control bits are available to allow even more options. CLR ACC1, register address 1F hex, if set high will clear the frequency accumulator (ACC 1) output with a one-shot pulse of one system clock duration. The effect is to interrupt the current ramp, reset the frequency back to the start point, F1, and then continue to ramp up at the previous rate. Next, CLR ACC2 control bit (register address 1F hex) is available to clear the phase accumulator (ACC 2). When this bit is set high, the output of ACC2 is set to zero resulting in 0 Hz output from the DDS at a phase angle existing just before the CLR ACC2 bit was set to logic high. As long as this bit is set high, the phase 7/20/99 REV. PrA 13

14 accumulator will be cleared and 0 Hertz will be output. To resume normal DDS operation, CLR ACC2 must be logic low. FM CHIRP Allows precise, internally generated linear or non-linear FM over a user defined frequency range, duration, frequency resolution and sweep direction(s). The user programs a start or base frequency into Frequency Tuning Word 1 (register address 4 9 hex), the frequency step resolution into the 48-bit Delta Frequency Word (register address hex) and rate of change into the 20-bit Ramp Rate Clock (Register address 1A 1C). Chirp stops on a HOLD command, logic high on Pin 29, or when a value of 0 is loaded as a Delta Frequency Word. In this state, the output frequency remains at the frequency just before the halting action was asserted. Several control bits permit numerous options in the Chirp mode. Any of these options may use either linear or non-linear frequency progression. The control bits that provide these options are: CLR ACC1, CLR ACC2, INT UPDATE CLK, OSK EN, OSK INT. The following is a brief description of what these control bits do: 1) CLR ACC1 control bit causes the output of the 48-bit Frequency Accumulator to be set to zero for one system clock period. The effect is to return the Chirp signal to its origin (F1). This is similar to a retriggerable one-shot event. As long as CLR ACC1 bit is logic high, a zeroing of the frequency accumulator output will occur on every Update Clock rising edge. After the accumulator has been zeroed, it will resume normal accumulation functions using all-zeros as the beginning point. This bit defaults to logic low, which prevents zeroing of the frequency accumulator from this source. 2) CLR ACC2 control bit causes the output of the 48-bit Phase Accumulator to be zero ed. This causes the output frequency to go to 0 Hertz as long as this control bit is set to logic high. In addition, this results in a zeroing of the Frequency Accumulator. The condition persists for both accumulators until the CLR ACC2 bit is returned to logic low (default value). Upon return to logic low, the DDS output will return to the frequency programmed into Frequency Tuning Word 1 registers (F1) and the chirp will resume as previously programmed. 3) The UPDATE CLK control bit allows precisely timed Update Clock pulses to be internally generated according to the setting of the 32-bit Update Clock down-counter described on page 6. Between internally generated update clock pulses, the user can write changes to the program registers that will take effect upon receipt of a new update pulse. Pin 20, I/O UD, will be pulsed high for 10 system clock cycles as evidence that an internal update has occurred. This is especially useful for non-linear Chirp where intensive programming of various registers is required. 4) OSK EN and the OSK INT control bits allow users to control the amplitude of the DDS output either directly via the parallel or serial port and automatically using the 8-bit Ramp Rate down-counter and 12 bit upcounter. The registers associated with these control bits and logic states controlling these bits are covered in the Shaped On-Off Keying section of this preliminary data sheet. As with the ramped FSK mode, a non-linear chirp is created by constructing the progression in a piece-wise fashion. Chirp operation of the AD9852 is less automated than the ramped FSK mode particularly regarding the destination frequency, which is not actually specified in the programming registers. It is incumbent upon the user to know when the destination frequency has been achieved. The value of the 48-bit Delta Frequency Word(s) and the 20-bit Ramp Rate Clock value(s) are all that are needed to calculate when the destination frequency will occur. It is up to the user to determine what occurs when the destination frequency is reached. Here are a few of the choices: 7/20/99 REV. PrA 14

15 a) Stop and hold at the destination frequency using must be loaded into registers hex. Any the HOLD pin, Pin29, or by loading zero into the decreasing frequency step of the Delta Frequency Frequency Accumulator register of ACC 1. Either Word requires the MSB to be set to logic high. method will work. b) Stop, hold and then ramp-down the output amplitude using the digital multiplier stages and the Shaped Keying pin, Pin30, or via program register control (address s hex). c) Stop and abruptly terminate the transmission using the CLR ACC 2 bit. d) Continue chirp by reversing direction and returning to the same or another destination frequency in a linear or user directed manner. If this involves going down in frequency then a negative 48-bit Delta Frequency Word (the MSB is set to 1 ) e) Continue chirp by immediately returning to the F1 beginning frequency in a saw tooth fashion and repeat the previous chirp process again. This is where CLR ACC1 control bit is used. An automatic chirp can be setup using the 32 bit Update Clock to issue CLR ACC1 commands at precise time intervals. The figure below shows how the various chirp registers, accumulators, etc. are connected. ADDER Accu 2 Out HOLD 48-Bit Delta- Frequency Word Accu 1 20-Bit Ramp Rate Clock CLR ACC1 Frequency Tuning Word 1 System Clock CLR ACC2 Frequency Tuning Word 2 I/O Port Buffers 100 MHz, 8-bit parallel or 10 MHz serial loading, SPI compatible. The programming mode is selected externally via the serial/parallel (S/P Select) pin. I/O Buffers can be written to, or read from, according to the signals supplied to the Read (RDB)and Write pins (WRB) and the 6-bit address (A0 A5) in the parallel mode or to CSB, SCLK and SDIO pins in the Serial mode. Data in the I/O Port Buffers is stored until overwritten by changes in program instructions supplied by the user or until power is removed. An I/O Update clocks-in the data from the I/O Buffers to the DDS Programming Registers where it is executed. AM amplitude modulation of the sine wave DAC is possible using the I/O port to control the 12-bit digital multiplier stage that precedes the DAC. The multiplier can also be used to set the DAC output between zero and full-scale for static amplitude adjustment. See the Shaped On-Off Keying description for more information. This function does not apply to the control DAC. 7/20/99 REV. PrA 15

16 High Speed Comparator optimized for high speed, the single-tone mode. When ramped-fsk or Chirp > 300 MHz toggle rate, low jitter, sensitive input, modes are selected, the contents of this register are built-in hysteresis and an output level of one Volt p-p summed with the output of ACCU 1 before being input minimum into 50 ohms or CMOS logic levels into high to ACCU 2. Therefore, the signal sent to ACCU 2 impedance loads. The comparator can be separately may be either static or changing at a rate of up to 150 powered-down to conserve power. This comparator is million 48-bit frequency tuning words per second. used in clock generator applications to square-up a bandpass or lowpass filtered sine wave. Eight-bit Ramp Rate Clock when Shaped On-Off Keying is engaged, this down-counter operates at the system clock (300 MHz maximum), and counts down from a user-provided binary value to produce a userdefined clock. The counter outputs one pulse every time the counter counts down to zero. This clock is used to set the rate-of-change of the 12-bit digital multiplier of the sine wave DAC to perform an output envelope shaping function. Twenty-bit Ramp Rate Clock when selected, this down-counter operates at the system clock (300 MHz maximum), and counts down from a user-provided binary value to produce a user-defined clock. The counter outputs one pulse every time the counter counts down to zero. This clock is used to set the rateof-frequency-change of the ramped FSK or FM CHIRP modes. Power-Down - Several individual stages, when not needed, can be powered-down to reduce power consumption via the programming registers while still maintaining functionality of desired stages. These stages are identified in the Register Layout table, address 1D hex. Power-down is achieved by setting the specified bits to logic high. A logic low indicates that the stages are powered-up Furthermore, and perhaps most significantly, two intensely digital stages, the Inverse Sinc filter and the Digital Multiplier stage can be bypassed to achieve significant power reduction through programming of the control registers in address 20 hex. Again, logic high will cause the stage to be by-passed. Of particular importance is the Inverse Sinc filter. When clocked at the maximum 300 MHz, this single stage consumes nearly.75 watts. If low power consumption is a critical factor then bypassing of the Inverse Sinc filter should be considered. Forty-eight-bit Delta Frequency Register is used only in the CHIRP and ramped FSK modes. This register is loaded with a 48-bit word that represents the frequency increment value of the Frequency Accumulator (ACCU 1) whose output will be added to a base frequency that is set in F1 frequency registers. This register is periodically incremented at a rate set by the 20-bit ramp rate clock (150 MHz maximum). Forty-eight-bit Delta Phase Register is programmed with a 48-bit Frequency Tuning Word that is input to the 48-bit Phase Accumulator (ACCU 2) and determines the output frequency of the DDS in A full power-down occurs when all five PD Bits in control register 1D hex are set to logic high. This reduces power consumption to approximately 10 mw (3 ma). Master RESET logic high active, must be held high for a minimum of 10 system clock cycles. Causes the communications bus to be initialized and loads default values listed in the Register Layout table. 7/20/99 REV. PrA 16

17 Above: AD9854 and AD9852 Package dimensions 7/20/99 REV. PrA 17

18 Parallel Address Serial Address AD9854/52 Register Layout Hex Hex Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default Value 00 0 Phase Adjust Register #1 <13:8> (Bits 15, 14 open) Phase 1 00h 01 Phase Adjust Register #1 <7:0> 02 1 Phase Adjust Register #2 <13:8:> (Bits 15, 14 open) Phase 2 00h 03 Phase Adjust Register #2 <7:0> 04 2 Frequency Tuning Word 1 <47:0> Frequency h Frequency Tuning Word 1 <39:32> Frequency Tuning Word 1 <31:24> Frequency Tuning Word 1 <23:16> Frequency Tuning Word 1 <15:8> Frequency Tuning Word 1 <7:0> 0A 0B 0C 0D 0E 0F A 1B 1C 1D 1E 1F Frequency Tuning Word 2 <47:40> Frequency 2 Frequency Tuning Word 2 <39:32> Frequency Tuning Word 2 <31:24> Frequency Tuning Word 2 <23:16> Frequency Tuning Word 2 <15:8> Frequency Tuning Word 2 <7:0> 4 Delta Frequency Word <47:40> Delta Frequency Word <39:32> Delta Frequency Word <31:24> Delta Frequency Word <23:16> Delta Frequency Word <15:8> Delta Frequency Word <7:0> 5 Update Clock <31:24> Update Clock <23:16> Update Clock <15:8> Update Clock <7:0> 6 Ramp Rate Clock <19:16> (Bits 23, 22, 21, 20 open) Ramp Rate Clock <15:8> Ramp Rate Clock <7:0> 7 Open Open Open CompPD PLL PD QDAC DAC PD DIG PD 00h PD Open PLL Bypass Ref Mult Ref Mult Ref Mult Ref Mult Ref Mult 64h Range PLL CLR Acc 1 CLR Acc 2 Triangle SRC QDAC Mode 2 Mode 1 Mode 0 Int Update Clk 01h Open Bypas s Inv Sinc OSK EN OSK INT Open Open LSB First SDO Active 8 Output Shape Key 1 Mult <11:8> (Bits 15, 14, 13, 12 open) Output Shape Key 1 Mult <7:0> 9 Output Shape Key Q Mult <11:8> (Bits 15, 14, 13, 12 open) Output Shape Key Q Mult <7:0> h 00000h 64(dec) 25 A Output Shape Key Ramp Rate <7:0> 128(dec) 000h 20h 000h 000h B QDAC <11:8> (Bits 15, 14, 13, 12 open) QDAC <7:0> Table 1: Register Layout. Shaded bits above comprise the Control Register 00h 7/20/99 REV. PrA 18