Characterization and Compliance Testing for 400G/PAM4 Designs. Project Manager / Keysight Technologies
|
|
- Elaine Moore
- 5 years ago
- Views:
Transcription
1 Characterization and Compliance Testing for 400G/PAM4 Designs Project Manager / Keysight Technologies Jacky Yu & Gary Hsiao Taipei
2 State of the Standards (Jacky Yu) Tx test updates and learnings (Jacky Yu) Rx updates and learnings (Francis Liu) Q & A 2
3 400G Class (Current generation - 50G lane rate): IEEE 802.3bs 200/400GBaseE Technical work complete, published in spring 2018 Medium reach SMF + C2C,C2M 53.1 & 26.6 Gbaud OIF CEI-56G Technical work complete, published in spring reaches PAM4 up to 29 Gbaud, NRZ up to 58 Gb/s 802.3cd: 50/100/200GBaseE Short reach MMF. + C2C,C2M, backplanes & cables Gbaud 64G Fibre Channel Short & medium reach in MMF and SMF 28.9 Gbaud IEEE 50/100/200/400G >10 km SMF Entering 3rd major draft cycle, firming up (Fixing some leftover problems in 802.3bs) Second complete draft (some time to go) Study group concluding, nearing project start 800G Class (Next generation-100g lane rate ): OIF CEI-112G 4 reaches PAM4, CNRZ-5 IEEE 800GbE Project starts for 3 reaches, C2M complete draft (Will start after 802.3bs published) 3
4 Early turn on of complete links (SerDes, modules, connectors, channels) Testing shows some changes required Tx, Channel, Rx & COM parameter values New measurement definitions Test setup requirements 4
5 R E V I E W K E Y M E A S U R E M E N T S D E F I N E D I N I E E E B S / C D 5
6 Optical Modulation Amplitude (OMA) (difference between the 1 level and 0 level) Extinction Ratio (ER) (ratio of 1 and 0 level) Transmitter Dispersion Penalty (TDP) Eye-mask NRZ Transmitters PAM4 Transmitters Outer Optical Modulation Amplitude (difference between the 3 level and 0 level) Outer Extinction Ratio (ratio of 3 and 0 level) Transmitter and dispersion eye closure for PAM4 (TDECQ) A traditional NRZ mask test is no longer used! 6
7 Used in multiple IEEE 802.3bs/cd Clauses What are the key PAM4 Tx parameters that get measured for OPTICAL transmitters? Outer Optical Modulation Amplitude Outer Extinction Ratio Transmitter and dispersion eye closure for PAM4 (TDECQ) IEEE participants can access the latest draft specs on the website. IEEE 400GBASE-FR8/LR8 Tx Parameters Reference: IEEE P802.3bs /D3.5, 10th October 2017, page 251 7
8 Incoming Signal (top) Tells you the performance of your transmitter relative to an ideal transmitter For NRZ TDP, we literally measured the BER performance of the transmitter compared to an actual golden transmitter o How much extra power was required at the receiver to compensate for non-ideal performance? o Expensive and time consuming to measure TDECQ Equalized Signal (bottom) For TDECQ we indirectly measure SER (symbol error ratio) o Cost effective and relatively fast to measure (compared to TDP) TDECQ is a better predictor of system level performance vs eye mask testing. 8
9 Generate SSPRQ pattern ( symbols) Reference Receiver: 4 th order Bessel-Thomson low-pass filter (Oscilloscope noise measured and mathematically backed out per Standard). MM: 12.6 GHz BW (26.56 GBd) 86100D DCA-X Scope o No Pol. controller, fiber SM: GHz BW (26.56 GBd) SM: GHz BW ( GBd) CR PLL BW 4 MHz, Slope 20 db/dec (1 st Order, no peaking) Equalizer (5 tap, T spaced, FFE) Where: Qt = (consistent with target SER) R = noise term Targeted samples on PAM4 eye diagram. Reference: IEEE P802.3bs /D3.5, 10th October 2017, Figure 121-5, Page
10 Leverage very high target SER (~ 2E-4) Statistically determine the SER directly on the signal captured with an oscilloscope Rather than attenuate the signal to force errors, mathematically add noise to create errors. Increase the added noise ( ) until the target SER is observed Repeat for the transmitter virtual ideal transmitter The amount of noise that must be added to the ideal reference signal to reach the target SER will generally be larger than the noise added to the signal being tested. Added noise Transmitter under = TDECQ test The db difference in noise levels represents the power penalty for the transmitter under test = TDECQ Virtual ideal transmitter 10
11 Early TDECQ versions Optimized virtual equalizer to minimize the spread of the eye levels (e.g. open up the eye) 5 tap, T/2 spaced, feed-forward equalizer (FFE) Classic Bessel-Thomson scope BW (BW = 75% of baud rate) Measurement made at two time slices at the eye center Final TDECQ version (Draft 3.5) Optimized to minimize the TDECQ penalty 5 tap, T spaced, feed-forward equalizer (FFE) Nyquist scope bandwidth (50% of baud rate) Measurement time position allowed to be optimized for minimum TDECQ penalty In each case, the changes were made to better represent the typical system that the transmitter would operate in. In most cases this is relative to how real system receivers will operate. 11
12 Consider anything that could possibly degrade the SER (think like a receiver!) o o o Linearity: If the signal levels are not proportionally distributed, the decision thresholds at the receiver may not be optimally set Skew: If the three eyes are not aligned in time, the receiver may not be making decisions at the optimal time Noise margin: The absolute noise that can be added to the signal to reach the target SER (an absolute value, not relative to an ideal transmitter) Advanced TDECQ analysis helps to isolate which signal components are dominating the overall TDECQ result o o o Partial TDECQ: The TDECQ contribution for each eye Partial SER: The effective SER for each eye Partial Noise margin: the noise margins for each eye 12
13 Equalizer (FFE) - requires a well-designed optimization o Automatic optimization of both tap weights and main cursor position to achieve the lowest possible TDECQ value o For consistency and speed of optimization, the optimization can be seeded based on previous analysis Reference Receiver apply the correct frequency response in the oscilloscope channel o Using unique impulse response correction (IRC), hardware imperfections are removed and an ideal response is created Low noise o When small signals are measured, oscilloscope channel noise can corrupt the construction of the measurement o Low channel noise allows accurate TDECQ on smaller signals Frequency Lower Limit Upper Limit Create an ideal reference receiver response using IRC 13
14 Fast and easy to implement measurements are built into the baseline FlexDCA user interface Comprehensive selection of one-button measurements 14
15 Built into the base firmware for easy automation Very fast acquisition rate N1092x DCA-M has an ideal frequency response for both 26 Gbaud and 53 Gbaud compliance test using unique impulse response correction process ( IRC ) Low cost compared to other sampling oscilloscopes Low noise channel allows accurate and repeatable TDECQ even on low power signals 15
16 Keysight N7004A 33 GHz O/E converter A fully-integrated optical-to-electrical (O/E) converter for measuring up to 28 GBd optical signals using Infiniium real-time scopes. Compatible with Infiniium V-Series, 90000X/Q, and Z Series. System level R&D debug and troubleshooting Reference receiver testing (filtered response) and unfiltered characterization of optical transmitters Scope SW includes built-in optical NRZ measurements (contact Keysight regarding built-in PAM4 measurements) 16
17 IEEE 802.3bs Annex 120D 200GAUI-4 and 400GAUI-8 What are the key PAM4 Tx parameters that get measured? Output waveform o Level Separation Mismatch Ratio Signal-to-noise-and-distortion ratio (SNDR) (Note there is still some debate over specs in IEEE 802.3cd) Output Jitter o J RMS o J4u o Even-Odd Jitter (EOJ) IEEE participants can access the latest draft specs on the website. Reference: IEEE P802.3bs /D3.5, 10th October 2017, page
18 J4u, J RMS, and EOJ you may recognize some of these acronyms from other (older) Standards So they should be pretty straight forward to measure, right? While the IEEE Output Jitter names may sound familiar, they are measured very differently! o Traditional Jn (e.g. J5, J9) and EOJ parameters were measured using all edges of an NRZ pattern. o IEEE 802.3bs now measures J4u, J RMS, and EOJ on 12 specific edges of a PRBS13Q (PAM4) pattern! Reference: IEEE P802.3bs /D3.5, 10th October 2017, page 357. So don t just pull out your scope and press the J4 or EOJ button in Jitter Mode! 18
19 Different Architectures ARE used to generate PAM4 signals Some Tx designs may use different clock buffers for MSB and LSB; this can result in different uncorrelated jitter appearing on different edges. Measuring jitter only on JP03 (clock) patterns (original method) could miss potential issues. PAM4 TX PAM4 19
20 200GAUI-4 and 400GAUI-8 transmitter characteristics at TP0a (120D.3.1.1) Acquire data for 12 specific edges of a PRBS13Q (12 sets of data should be of equal size) Initially very time consuming to make measurements since Each histogram should include at least 10 6 hits. o o In a Jan 2017 IEEE ad hoc meeting, Keysight presented advanced methods to speed up test times while maintaining accuracy. Reference: t_01_013017_elect.pdf o o RT Scopes can acquire entire patterns very quickly, but only a few samples of each edge are valid in a waveform, so many pattern acqs are required Sampling scopes can target edges very efficiently, but sampling speeds are relatively slow (ksa/s vs GSa/s) Histogram size changed: Size of all sets should be chosen to enable calculation of J4u with sufficient accuracy. Typically > 300k samples works well. New acquisition methods were accepted (edge model technique) Amplitude Edge Model Amplitude-to-Time (Jitter) transfer function ~ 100% efficiency Sample 1 Jitter Sample 2 20
21 200GAUI-4 and 400GAUI-8 transmitter characteristics at TP0a (120D.3.1.1) New 12 edge jitter method in FlexDCA reduced test time from hours to << 1 minute. J4u and JRMS jitter o Measure RJ/PJ on 12 specific transitions using a PRBS13Q pattern (exclude correlated jitter). o Data from all edges is combined and analyzed Even-Odd Jitter (EOJ) o Measured on PRBS13Q (3 repeats) o Max from measurements on all 12 edges FlexDCA (Option 200 Jitter with Option 9FP PAM4 Analysis) reports : J4u, J RMS, EOJ ALL measurement (per the Standard) Plus individual results for each of the 12 edges o Rise: 0 to 3, 1 to 2, 0 to 1, 2 to 3, 0 to 2, 1 to 3 o Fall: 3 to 0, 2 to 1, 1 to 0, 3 to 2, 2 to 0, 3 to 1 Measurement Setup: Receiver: 4 th Order Bessel-Thomson low-pass filter with 33 GHz BW CR PLL BW 4 MHz and a slope of 20 db/decade Contact Keysight for info on 12 edge jitter measurement capabilities for RT scopes. 21
22 Automated Software Apps for emerging Standards that use PAM4 Measures Steady-State Voltage, SNDR, ESMW, etc. N1085A PAM4 Measurement App for Ethernet and OIF-CEI (for the 86100D DCA-X) N8836A PAM4 Measurement App for Ethernet and OIF-CEI (for Infiniium real-time scopes) We are actively updating PAM4 algorithms as the Standards evolve. 22
23 Electrical Sampling Scope (includes built-in clock recovery and precision timebase) Keysight 86100D DCA-X with 86108B Channels: 2 Bandwidth: 50 GHz Jitter: <45 fs rms typ. Electrical Clock Recovery integrated HW Clock Recovery works with PAM-N signals up to 32 Gbaud 86100D-9FP PAM4 Analysis SW (works with any DCA module, optical or electrical) N1085A PAM4 Pre-Compliance SW NOTE 75 / 85 / 100+ GHZ BW remote head modules also available. Electrical Real-time Scope Keysight DSO Z-Series Channels 2-4 Bandwidth: up to 63 GHz Sample Rate: Up to 160 GSa/s PAM4 Serial Data Analysis Wizard Software Clock Recovery (specify transitions for CR) N8827A/B PAM4 Analysis SW N8836A PAM4 Pre-Compliance SW PAM4 SER/BER Error Capture and Decode capabilities using single-shot capture 23
24 System Board Level Chip Validation / Verification Compliance Troubleshooting Sampling Scopes (SS), DCA Best for validating/characterizing PAM4 designs For applications that place top priority on waveform precision. Highest Fidelity Low noise Ultra-low jitter High Bandwidth Highest Resolution (14-16 bits) Modular Platform Electrical Optical TDR/TDT Lowest price for same BW 86100D-9FP PAM4 Analysis SW N1085A PAM4 Pre-Compliance SW Real-time Scopes (RT) Best for troubleshooting PAM4 designs The most versatile tool for all areas of high-speed digital communications Best for troubleshooting Captures one-time (glitch) events No explicit trigger required Does not require repetitive signals for pattern waveform measurements. N7004A Optical-to-Electrical Converter N8827A/B PAM4 Analysis SW N8836A PAM4 Pre-Compliance SW PAM4 SER/BER Error Capture and Decode capabilities 24
25 25
26 By design, 400G class links do not run error free rely on FEC to restore data Rely on accurate and repeatable BER measurement Actual measurement matters it is not going to be BER 0 anymore! Traditional setup using BERT relies on error free loopback link Testing with aggressors actually matters! Needed for both Input and Output (Tx) characterization & compliance tests 26
27 The Bit Error Ratio Tester will continue to be the principle tool for Input testing Traditional BERT Input test setup: Determine ability of DUT s Input to correctly receive impaired data BERT Pattern Generator Channel Rx IN DUT Tx OUT BERT Error Detector Stressed Data Pattern Clean Loopback Link Clean loopback link required to prevent adding errors at BERT ED input Will the loopback path be error free in links designed to use FEC for error free operation? 27
28 Same test used in legacy modules (NRZ) BERT Required BER for entire link (C2M + Optical): 1E-12 (Error free) ED PG Frequency Dependent Attenuator Module Compliance Board Rx Tx Module under test ROSA TOSA Tx input being tested 1. BERT pattern generator provides stressed test pattern to Frequency Dependent Attenuator (ISI channel) to Tx input of Module Compliance Board (MCB) 2. Tx Input under test receives stressed test pattern and drives optical Tx output through TOSA elements 3. Short optical fiber patch cable provides loopback of received signal to optical Rx input of same or second module to serve as O/E 4. Looped back signal passes through MCB to BERT Error Detector Input Required BER for CAUI-4 C2M link: 1E-15, tested to 1E-12 (Error free) 5. Multi-lane devices must be tested with aggressors on alternate lanes not shown here for simplicity Example: 100GBASE-LR4, each lane tested independently 28
29 PAM-4 Links do not run error free Required BER for entire link (C2M + Optical): 2.4E-4 BERT ED PG Frequency Dependent Attenuator Module Compliance Board Rx Tx Module under test Required BER for 200G AUI-4/ 400G AUI-8 C2M link: 1E-5 ROSA TOSA Tx input being tested Electrical and optical links using PAM-4 signaling do not run error free Require FEC to achieve error free data All elements within the link contribute to errors, including the transmitter Distortion, skew, linearity, noise Optical link has worse BER than C2M electrical link under test Cannot be used as loopback path Example: 400GBASE-ER8, each lane tested independently 29
30 BERT ED O/E Instrument Grade Loopback link BER requirement: < 2.4 E-4 PG Channel Module under Rx Tx in test Tx Allowable BER worse that input under test!!! Input under test BER Test limit: < 1E-5 Can we count on Instrument grade O/E and BERT input having higher grade performance to eliminate errors in loopback path? Not always! PAM4 links have more Tx induced impairments (linearity, eye skew, low SNDR, ) 30
31 Required BER for 200G AUI-4/ 400G AUI-8 C2M link: 1E-5 Errors in loopback path at ED input added to errors from Tx input under test BERT ED PG Frequency Dependent Attenuator Module Compliance Board Rx Tx Module under test ROSA TOSA Some module interface chips support host side loopback test mode But loopback return path is another C2M link, which is not intended to be error free (Error free loopback might be obtained IF: module Rx output transmitter is very clean, and channel is very short, Tx input being tested and has minimal reflections through module connector, Required BER for 200G AUI-4/ 400G AUI-8 C2M link: 1E-5 and BERT ED input is carefully equalized) But, how can you assure this? Example: 400GBASE-ER8, each lane tested independently 31
32 BERT ED PG Frequency Dependent Attenuator Module Compliance Board Rx Tx Module under test Error Checker ROSA TOSA Tx input being tested When error free loopback link cannot be assured (as in PAM-4 links), an internal error checker directly driven by input receiver under test must be used for accurate BER measurements BERT is still used to generate stressed test pattern, but not for error detection Error checker in DUT is read through alternate link, such as the management interface Required BER for 200G AUI-4/ 400G AUI-8 C2M link: 1E-5 Example: 400GBASE-ER8, each lane tested independently Data from DUT error checker can be read into Keysight M8070A System Software for M8000 BER test Solutions to enable direct JTOL and other measurements, identical capabilities as those made with BERT error detector 32
33 If an internal error checker is available, it should be used for Input testing Using Internal error checker advantages: Eliminates possibility of overstating errors from added errors in loopback path Can also test in system environment using host generated test pattern Downside of using internal error checkers Limited selection of test patterns recognized must be designed in Requires entering special test mode, which may not use mission mode data path Lose measurements built into BERT such as JTOL sweeps (Not an issue when using Keysight M8070A System Software for M8000 Series of BER Test Solutions) DUT Control Interface allows using internal error counter in place of BERT error analyzer Also provides access to other device control registers 33
34 Conditions for use of traditional BERT ED: BERT error analyzer must have powerful equalization, such as in M8046A PAM4 error analyzer Loopback Tx must be clean Loopback channel should have minimal reflections Module under test Loopback link integrity must be validated Ideal method: DUT can generated test pattern from loopback path Tx, verified with BERT ED Rx Tx Test Pattern Generator ROSA TOSA Alternate Compare BER measurement from internal error checker with BERT Module under test Rx Tx Error Checker ROSA TOSA 34
35 Standards require applying aggressor signals on back channel and alternate lanes for both Input and Output compliance tests Not a new requirement, but important in links using PAM4 due to reduced SNR Measurable eye closure in electrical and optical Tx outputs Needed in both electrical and optical paths Optical path potentially creates crosstalk induced eye closure before and after electrical conversion 35
36 Aggressor signals have rise times set to the minimum allowed for the transmitter output. Aggressors to be at same data rate as lane under test, but must not be phase aligned! Asynchronous clock introduces a few PPM rate difference, which creates continuous phase slip to assure coupled edge passes through slicer time window Aggressor Aggressor Victim Victim (Example shown with NRZ eye for clarity ) Can also use common clock with > 0.5 UI jitter, or continuously increasing delay (phase rotator) Use PAM-4 for Aggressor (all transitions). 0-3,3-0 NRZ over stresses DUT 36
37 Option to use AWG for RI/SI source, aggressor eye-skew PAM-4 or NRZ Loopback to ED 2 RI/SI PAM-4 or NRZ Remote head 2 + Input (RX) under test M8040A 64 GBaud BERT provides: Highly integrated for simplified test setup Built-in 4 tap de-emphasis Emulate jitter, calibrated and built-in Emulate aggressor w/ fast tr on 2nd cha Level non-linearity test True PAM-4 error detector Low bit/symbol ratios, long PRBS/sequences Automated jitter tolerance tests PAM-4 and NRZ switchable Scableable/upgradeable via options: 32/64 GBaud M8196A complements input test setup when used as: Random/ sinusoidal interference source with directional couplers Aggressor channel PAM-4 generator to emulate horizontally skewed eyes Economic PAM-4 generator (see AWG slide for some restrictions) Control from M8070A for M8195/6A 37
38 New measurement challenges being discovered as full links using PAM-4 are being implemented Key Optical Output (Tx) Measurements: TDECQ, Outer OMA, Outer ER Keys to fast, accurate, and repeatable optical measurements: o Optimized TDECQ Equalizer built into the baseline oscilloscope firmware o Ideal Reference Receiver using impulse response correction (IRC) o Low Noise receiver Key Electrical Output (Tx) Measurements: Output Jitter (J4u, J RMS, EOJ), SNDR, and ESMW o New 12 edge jitter parameters can be analyzed quickly using targeted sampling technique Traditional Input test setup using loopback to BERT can be used if errors in loopback path controlled Internal error checker with M8070A User of crosstalk aggressor sources required for accurate characterization and compliance test in PAM4 links Visit for more information. 38
39
Keysight Technologies Greg LeCheminant / Robert Sleigh
Keysight Technologies 2018.01.31 Greg LeCheminant / Robert Sleigh Introduction Why use Pulse Amplitude Modulation 4-Level (PAM4)? Review Standards using PAM4 Output (Transmitter) Characterization Key Optical
More informationHow to overcome test challenges in 400G/PAM-4 designs
How to overcome test 400G/PAM-4 designs Keysight Presenters: Rob Sleigh Steve Reinhold February 15, 2017 Agenda Introduction o Why use Pulse Amplitude Modulation 4-Level (PAM-4)? o Review Standards using
More informationTDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1. May 3rd 2016 Jonathan King
TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1 May 3rd 2016 Jonathan King 1 Proposal for TDEC for PAM4 signals -1 Scope based, TDEC variant expanded for all three sub-eyes
More informationTDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a. May 3 rd 2016 Jonathan King Finisar
TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a May 3 rd 2016 Jonathan King Finisar 1 Proposal for TDECQ for PAM4 signals -1 Scope based, TDEC variant expanded for all
More informationIEEE 802.3ba 40Gb/s and 100Gb/s Ethernet Task Force 22th Sep 2009
Draft Amendment to IEEE Std 0.-0 IEEE Draft P0.ba/D. IEEE 0.ba 0Gb/s and 00Gb/s Ethernet Task Force th Sep 0.. Stressed receiver sensitivity Stressed receiver sensitivity shall be within the limits given
More informationChannel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces
Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces Adam Healey Avago Technologies IEEE P802.3bs 400 GbE Task Force March 2015 Introduction Channel Operating Margin (COM) is a figure of merit
More information32Gbaud PAM4 True BER Measurement Solution
Product Introduction 32Gbaud PAM4 True BER Measurement Solution Signal Quality Analyzer-R MP1900A Series 32Gbaud Power PAM4 Converter G0375A 32Gbaud PAM4 Decoder with CTLE G0376A MP1900A Series PAM4 Measurement
More informationM8040A High-Performance BERT 64 Gbaud
DATA SHEET M8040A High-Performance BERT 64 Gbaud Version 3.0 Master your next design New features: Integrated clock recovery PCI Express 5.0 support ISI channel boards Error distribution analysis Table
More informationComment Supporting materials: The Reuse of 10GbE SRS Test for SR4/10, 40G-LR4. Frank Chang Vitesse
Comment Supporting materials: The Reuse of 10GbE SRS Test for SR4/10, 40G-LR4 Frank Chang Vitesse Review 10GbE 802.3ae testing standards 10GbE optical tests and specifications divided into Transmitter;
More information40 AND 100 GIGABIT ETHERNET CONSORTIUM
40 AND 100 GIGABIT ETHERNET CONSORTIUM Clause 93 100GBASE-KR4 PMD Test Suite Version 1.0 Technical Document Last Updated: October 2, 2014 40 and 100 Gigabit Ethernet Consortium 121 Technology Drive, Suite
More informationKeysight Technologies M8062A 32 Gb/s Front-End for J-BERT M8020A High-Performance BERT
Keysight Technologies M8062A 32 Gb/s Front-End for J-BERT M8020A High-Performance BERT Data Sheet Version 3.5 Introduction The M8062A extends the data rate of the J-BERT M8020A Bit Error Ratio Tester to
More informationTDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf)
TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf) 21st February 2017 P802.3bs SMF ad hoc Jonathan King, Finisar 1 Preamble TDECQ calculates the db ratio of how
More information06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005
06-011r0 Towards a SAS-2 Physical Layer Specification Kevin Witt 11/30/2005 Physical Layer Working Group Goal Draft a Specification which will: 1. Meet the System Designers application requirements, 2.
More informationTDECQ versus real receiver slope.
TDECQ versus real receiver slope. Authors: Marco Mazzini Cisco Matt Traverso Cisco Jonathan King Finisar Marlin Viss - Keysight TDECQ versus real receiver slope 1 Background Transmitter and dispersion
More informationSRS test source calibration: measurement bandwidth (comment r03-9) P802.3cd ad hoc, 27 th June 2018 Jonathan King, Finisar
SRS test source calibration: measurement bandwidth (comment r03-9) P802.3cd ad hoc, 27 th June 2018 Jonathan King, Finisar 1 SRS test source calibration measurement bandwidth in D3.2 Refers back to 121.8.5
More informationKeysight Technologies BER Measurement Using a Real-Time Oscilloscope Controlled From M8070A. Application Note
Keysight Technologies BER Measurement Using a Real-Time Oscilloscope Controlled From M8070A Application Note 02 Keysight BER Measurement Using Real-Time Oscilloscope Controlled from M8070A - Application
More informationBERT bathtub, TDP and stressed eye generator
BERT bathtub, TDP and stressed eye generator From discussions in optics track 17-18 Jan 02 Transcribed by Piers Dawe, Agilent Technologies Tom Lindsay, Stratos Lightwave Raleigh, NC, January 2002 Two problem
More information400G-FR4 Technical Specification
400G-FR4 Technical Specification 100G Lambda MSA Group Rev 2.0 September 18, 2018 Chair Mark Nowell, Cisco Systems Co-Chair - Jeffery J. Maki, Juniper Networks Marketing Chair - Rang-Chen (Ryan) Yu Editor
More information100G CWDM4 MSA Technical Specifications 2km Optical Specifications
100G CWDM4 MSA Technical Specifications 2km Specifications Participants Editor David Lewis, LUMENTUM Comment Resolution Administrator Chris Cole, Finisar The following companies were members of the CWDM4
More information400G CWDM8 10 km Optical Interface Technical Specifications Revision 1.0
400G CWDM8 10 km Optical Interface Technical Specifications Revision 1.0 Contact: cwdm8-msa.org CWDM8 10 km Technical Specifications, Revision 1.0 1 Table of Contents 1. General...5 1.1. Scope...5 1.2.
More informationPAM4 Signaling in High Speed Serial Technology: Test, Analysis, and Debug APPLICATION NOTE
PAM4 Signaling in High Speed Serial Technology: Test, Analysis, and Debug APPLICATION NOTE Application Note Contents 1. 4-Level Pulse Amplitude Modulation PAM4...3 2. Emerging High Speed Serial PAM4 Technologies...4
More information32Gbaud PAM4 True BER Measurement Solution
Product Introduction 32Gbaud PAM4 True BER Measurement Solution Signal Quality Analyzer MP1800A Series 32Gbaud Power PAM4 Converter G0375A 32Gbaud PAM4 Decoder with CTLE G0376A MP1800A Series PAM4 Measurement
More informationIEEE P802.3bs D Gb/s & 400 Gb/s Ethernet 4th Sponsor recirculation ballot comments
Cl 120E SC 120E.3.1 P 369 L 19 # i-119 Cl 120D SC 120D.3.1.1 P 353 L 24 # r01-36 The host is allowed to output a signal with large peak-to-peak amplitude but very small EH - in other words, a very bad
More informationNRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014
NRZ CHIP-CHIP CDAUI-8 Chip-Chip Tom Palkert MoSys 12/16/2014 Proposes baseline text for an 8 lane 400G Ethernet electrical chip to chip interface (CDAUI-8) using NRZ modulation. The specification leverages
More informationAgilent N5411A Serial ATA Electrical Performance Validation and Compliance Software Release Notes
Agilent N5411A Serial ATA Electrical Performance Validation and Compliance Software Release Notes Agilent N5411A Software Version 2.60 Released Date: 7 Nov 2008 Minimum Infiniium Oscilloscope Baseline
More informationImproved 100GBASE-SR4 transmitter testing
Improved 100GBASE-SR4 transmitter testing Piers Dawe IEEE P802.3bm, May 2014, Norfolk, VA Supporters Paul Kolesar Mike Dudek Ken Jackson Commscope QLogic Sumitomo 2 Introduction The way of defining transmitter
More informationConsiderations for CRU BW and Amount of Untracked Jitter
Considerations for CRU BW and Amount of Untracked Jitter Ali Ghiasi Ghiasi Quantum LLC 82.3CD Interim Meeting Geneva January 22, 28 Overview q Following presentation were presented in 82.3bs in support
More informationTDECQ changes and consequent spec limits
TDECQ changes and consequent spec limits 802.3bs SMF ad hoc, 13th June 2017 Jonathan King, Finisar With data from Marco Mazzini, Cisco Marlin Viss, Keysight 1 Intro: Link budget, OMA outer and TDECQ Power
More information400G-BD4.2 Multimode Fiber 8x50Gbps Technical Specifications
400G-BD4.2 Multimode Fiber 8x50Gbps Technical Specifications As Defined by the 400G BiDi MSA Revision 1.0 September 1, 2018 Chair Mark Nowell, Cisco Co-Chair John Petrilla, FIT Editor - Randy Clark, FIT
More informationAdditional PAM4 transmitter constraints (comments 52, 54, 57, 59, 27) 802.3cd interim, Pittsburgh, May 2018 Jonathan King, Chris Cole, Finisar
Additional PAM4 transmitter constraints (comments 52, 54, 57, 59, 27) 802.3cd interim, Pittsburgh, May 2018 Jonathan King, Chris Cole, Finisar 1 Contents Introduction Transmitter transition time proposal
More informationGb/s, DML, PAM-4 10 km Transmission: FFE Tap Number Perspective
53.125 Gb/s, DML, PAM-4 10 km Transmission: FFE Tap Number Perspective Prashant P Baveja, Mingshan Li, Pablo Li, Huanlin Zhang, Jun Zheng Applied Optoelectronics Inc. (AOI) October 31, 2017 Supporters
More informationKeysight Technologies
Keysight Technologies M8040A High-Performance BERT 64 Gbaud Data Sheet Version 1.7 NEW Equalizer Analyzer up to 64 Gbaud NRZ Clock recovery RI/SI injection Master your 400G design 02 Keysight M8040A High-Performance
More informationLow frequency jitter tolerance Comments 109, 133, 140. Piers Dawe IPtronics. Charles Moore Avago Technologies
Low frequency jitter tolerance Comments 109, 133, 140 Piers Dawe IPtronics. Charles Moore Avago Technologies Supporters Adee Ran Mike Dudek Mike Li Intel QLogic Altera P802.3bj Jan 2012 Low frequency jitter
More informationIEEE P802.3bs D Gb/s & 400 Gb/s Ethernet 4th Sponsor recirculation ballot comments
Cl 120D SC 120D.3.1.1 P 353 L 24 # r03-30 Signal-to-noise-and-distortion ratio (min), increased to 31.5 db for all Tx emphasis settings, is too high: see dawe_3bs_04_0717 and dawe_3cd_02a_0717 - can barely
More information56+ Gb/s Serial Transmission using Duobinary Signaling
56+ Gb/s Serial Transmission using Duobinary Signaling Jan De Geest Senior Staff R&D Signal Integrity Engineer, FCI Timothy De Keulenaer Doctoral Researcher, Ghent University, INTEC-IMEC Introduction Motivation
More informationSECQ and its sensitivity to measurement bandwidth
SECQ and its sensitivity to measurement bandwidth Pavel Zivny zivny_3cd_01_0518 Pittsburgh, PA Supporters TBD 2 Abstract In 802.3cd, the measurement and the calculation of SECQ requires a calibrated signal.
More informationQSFP28. Parameter Symbol Min Max Units Notes Storage Temperature TS degc
Features MSA compliant 4 CWDM lanes MUX/DEMUX design Supports 103.1Gb/s aggregate bit rate 100G CWDM4 MSA Technical Spec Rev1.1 Up to 2km transmission on single mode fiber (SMF) with FEC Operating case
More informationKeysight N8836A PAM-4 Measurement Application For Infiniium S-Series, 90000A, V-Series, X-Series, Q-Series, and Z-Series Oscilloscopes
Keysight N8836A PAM-4 Measurement Application For S-Series, 90000A, V-Series, 90000 X-Series, 90000 Q-Series, and Z-Series Oscilloscopes Characterize electrical pulse amplitude modulated (PAM) signals
More informationAchieving closure on TDECQ/SRS
Achieving closure on TDECQ/SRS - Authors: Marco Mazzini, Gary Nicholl, Matt Traverso - mazzini_3cd_01_0718 (Achieving closure on TDECQ/SRS) 1 Supporters Atul Gupta Pirooz Tooyserkani Bart Zeydel Piers
More informationIEEE P802.3bs D Gb/s & 400 Gb/s Ethernet 3rd Sponsor recirculation ballot comments
Cl 120D SC 120D.4 P 360 L 4 # i-73 Cl 121 SC 121.8.5.3 P 228 L 9 # i-140 Dudek, Michael Cavium Simulations presented in the 802.3cd task force have shown that the value of COM for 20dB channels varies
More informationSV2C 28 Gbps, 8 Lane SerDes Tester
SV2C 28 Gbps, 8 Lane SerDes Tester Data Sheet SV2C Personalized SerDes Tester Data Sheet Revision: 1.0 2015-03-19 Revision Revision History Date 1.0 Document release. March 19, 2015 The information in
More informationPhysical Layer Tests of 100 Gb/s Communications Systems. Application Note
Physical Layer Tests of 100 Gb/s Communications Systems Application Note Application Note Table of Contents 1. Introduction...3 2. 100G and Related Standards...4 2.1. 100 GbE IEEE Standards 802.3ba, 802.3bj,
More informationCAUI-4 Consensus Building, Specification Discussion. Oct 2012
CAUI-4 Consensus Building, Specification Discussion Oct 2012 ryan.latchman@mindspeed.com 1 Agenda Patent Policy: - The meeting is an official IEEE ad hoc. Please review the patent policy at the following
More informationKeysight N4917B Optical Receiver Stress Test. User Guide
Keysight N4917B Optical Receiver Stress Test User Guide Notices Keysight Technologies 2016-2018 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval
More information10GBASE-S Technical Feasibility
10GBASE-S Technical Feasibility Picolight Cielo IEEE P802.3ae Los Angeles, October 2001 Interim meeting 1 10GBASE-S Feasibility Supporters Petar Pepeljugoski, IBM Tom Lindsay, Stratos Lightwave Bob Grow,
More information1 / 8
Version 1.06a http://www.steligent.com 1 / 8 Introduction The Steligent PBT8868A is a high performance, easy to use, cost-effective, 8 x 112Gb/s PAM4 Bit Error Rate Tester (BERT) for current 200G/400G
More informationM8195A 65 GSa/s Arbitrary Waveform Generator
Arbitrary Waveform Generator New AWG with the highest combination of speed, bandwidth and channel density Juergen Beck Vice President & General Mgr. Digital & Photonic Test Division September 10, 2014
More informationTDEC for PAM4 Potential TDP replacement for clause 123, and Tx quality metric for future 56G PAM4 shortwave systems
TDEC for PAM4 Potential TDP replacement for clause 123, and Tx quality metric for future 56G PAM4 shortwave systems 802.3bs ad hoc 19 th April 2016 Jonathan King 1 Introduction Link budgets close if: Tx
More informationCAUI-4 Chip Chip Spec Discussion
CAUI-4 Chip Chip Spec Discussion 1 Chip-Chip Considerations Target: low power, simple chip-chip specification to allow communication over loss with one connector Similar to Annex 83A in 802.3ba 25cm or
More informationTDECQ results is function of the 4th-order B-T filter roll-off stop frequency. We are proposing to mandate the minimum roll-off stop frequency.
TDECQ results is function of the 4th-order B-T filter roll-off stop frequency. We are proposing to mandate the minimum roll-off stop frequency. Pavel Zivny, Kan Tan zivny_3cd_01b_0118 2018/01 Geneva Supporters
More informationBeta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007
Beta and Epsilon Point Update Adam Healey Mark Marlett August 8, 2007 Contributors and Supporters Dean Wallace, QLogic Pravin Patel, IBM Eric Kvamme, LSI Tae-Kwang Jeon, LSI Bill Fulmer, LSI Max Olsen,
More informationCFP2. Parameter Symbol Min Max Units Notes. Storage Temperature Ts degc. Relative Humidity (non-condensation) RH 85 %
Features Hot pluggable CFP2 MSA form factor Compliant to IEEE 802.3ba 100GBASE-LR4 and CFP-MSA-Specification Supports 103.1Gb/s aggregate bit rate Up to 10km reach for G.652 SMF Single +3.3V power supply
More informationPROLABS XENPAK-10GB-SR-C
PROLABS XENPAK-10GB-SR-C 10GBASE-SR XENPAK 850nm Transceiver XENPAK-10GB-SR-C Overview PROLABS s XENPAK-10GB-SR-C 10 GBd XENPAK optical transceivers are designed for Storage, IP network and LAN, it is
More informationCFP4. Parameter Symbol Min Max Units Notes. Storage Temperature Ts degc. Relative Humidity (non-condensation) RH 85 %
Features Hot pluggable CFP4 MSA form factor Compliant to Ethernet 100GBASE-ER4 Lite, OTN OTU4 4L1-9C1F Lite, and CFP-MSA- HW-Specification Supports 103.1Gb/s and 112Gb/s aggregate bit rates Up to 25km
More informationProduct Specification 100GBASE-SR10 100m CXP Optical Transceiver Module FTLD10CE1C APPLICATIONS
Product Specification 100GBASE-SR10 100m CXP Optical Transceiver Module FTLD10CE1C PRODUCT FEATURES 12-channel full-duplex transceiver module Hot Pluggable CXP form factor Maximum link length of 100m on
More informationSignal Integrity Analysis Multi-channel High-Performance BERT
Product Introduction Signal Integrity Analysis Multi-channel High-Performance BERT Signal Quality Analyzer-R MP1900A Series Outline Due to the explosive growth of data traffic resulting from the popularity
More informationExperimental Demonstration of 56Gbps NRZ for 400GbE 2km and 10km PMD Using 100GbE Tx & Rx with Rx EQ
Experimental Demonstration of 56Gbps NRZ for 400GbE 2km and 10km PMD Using 100GbE Tx & Rx with Rx EQ Yangjing Wen, Fei Zhu, and Yusheng Bai Huawei Technologies, US R&D Center Santa Clara, CA 95050 IEEE802.3bs
More information06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07
06-496r3 SAS-2 Electrical Specification Proposal Kevin Witt SAS-2 Phy Working Group 1/16/07 Overview Motivation Multiple SAS-2 Test Chips Have Been Built and Tested, SAS-2 Product Designs have Started
More informationHigh Speed Digital Design & Verification Seminar. Measurement fundamentals
High Speed Digital Design & Verification Seminar Measurement fundamentals Agenda Sources of Jitter, how to measure and why Importance of Noise Select the right probes! Capture the eye diagram Why measure
More informationProposal for 400GE Optical PMDs for SMF Objectives based on 4 x 100G DMT David Lewis, Sacha Corbeil, Beck Mason
Proposal for 400GE Optical PMDs for SMF Objectives based on 4 x 100G DMT David Lewis, Sacha Corbeil, Beck Mason Summary - 10km objectives (400GBASE-LR4) covered in takahara_3bs_01_1114 - This presentation
More information100G SR4 TxVEC Update. John Petrilla: Avago Technologies May 15, 2014
100G SR4 TxVEC Update John Petrilla: Avago Technologies May 15, 2014 Presentation Summary Presentation Objectives: Review/update proposed replacement for TDP Extracted from petrilla_01_0314_optx.pdf Review
More informationUFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix
UFS v2.0 PHY and Protocol Testing for Compliance Copyright 2013 Chris Loberg, Tektronix Agenda Introduction to MIPI Architecture & Linkage to UFS Compliance Testing Ecosystem UFS Testing Challenges Preparing
More informationSignal metrics for 10GBASE-LRM. Piers Dawe Agilent. John Ewen JDSU. Abhijit Shanbhag Scintera
Signal metrics for 10GBASE-LRM Piers Dawe Agilent. John Ewen JDSU. Abhijit Shanbhag Scintera Statement of problem Measure signal strength and quality Need: from data terminal equipment (DTE) at TP2 Need:
More informationSenior Project Manager / Keysight Joe Lin 林昭彥
Senior Project Manager / Keysight 2017.04.17 Joe Lin 林昭彥 How do you build a 400G optical link? Multimode fiber or single-mode fiber? IEEE 802.3bs 400G will use both multimode fiber for 100 meter spans
More informationKeysight Technologies Lightwave Catalog
Keysight Technologies Lightwave Catalog 2015 Bit Error Ratio and Waveform Analysis Volume III 02 Keysight Lightwave Catalog 2015 Volume III Take the express lane to design verification The Keysight Technologies,
More informationChip-to-module far-end TX eye measurement proposal
Chip-to-module far-end TX eye measurement proposal Raj Hegde & Adam Healey IEEE P802.3bs 400 Gb/s Ethernet Task Force March 2017 Vancouver, BC, Canada 1 Background In smith_3bs_01a_0915, it was shown that
More informationWhy new method? (stressed eye calibration)
Why new method? (stressed eye calibration) Problem Random noises (jitter, RIN, etc.), long pattern DDJ, and the Golden PLL cloud the ability to calibrate deterministic terms Knob setting are interdependent
More informationInfiniBand Trade Association
Anritsu / Keysight Method Of Implementation Active Time Domain Testing For EDR Active Cables Anritsu_Keysight ATD Testing for EDR Active Cables R2_00.docx 5/17/2017 Revision 2.00 Table of Contents Acknowledgements...
More information100 Gb/s: The High Speed Connectivity Race is On
100 Gb/s: The High Speed Connectivity Race is On Cathy Liu SerDes Architect, LSI Corporation Harold Gomard SerDes Product Manager, LSI Corporation October 6, 2010 Agenda 100 Gb/s Ethernet evolution SoC
More informationUC9110/UC9115 DCA-M 10 GHz/14 GHz Optical & Electrical Sampling Oscilloscope
UC9110/UC9115 DCA-M 10 GHz/14 GHz Optical & Electrical Sampling Oscilloscope Technical Specification V1.00 Nov., 2015 www.ucinstruments.com UC9110/UC9115 DCA-M 10 GHz/14 GHz Optical & Electrical Sampling
More informationM.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013
M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5 August 27, 2013 Revision Revision History DATE 0.5 Preliminary release 8/23/2013 Intellectual Property Disclaimer THIS SPECIFICATION
More informationX2-10GB-LR-OC Transceiver, 1310nm, SC Connectors, 10km over Single-Mode Fiber.
X2-10GB-LR-OC Transceiver, 1310nm, SC Connectors, 10km over Single-Mode Fiber. Description These X2-10GB-LR-OC optical transceivers are designed for Storage, IP network and LAN. They are hot pluggable
More informationEBERT 2904 Pulse Pattern Generator and Error Detector Datasheet
EBERT 2904 Pulse Pattern Generator and Error Detector Datasheet REV 1.0 2904 KEY FEATURES Four channel NRZ Pulse Pattern Generator and Error Detector Operating range between 24.6 to 29.5 Gb/s along with
More informationPAM-4 Four Wavelength 400Gb/s solution on Duplex SMF
PAM-4 Four Wavelength 400Gb/s solution on Duplex SMF IEEE P802.3bs 400Gb/sTask Force Meeting Ottawa Presented by Keith Conroy, MultiPhy, Ltd 1 Supporters 2 Why Four Wavelengths for 400GE? It is what the
More informationEBERT 1504 Pulse Pattern Generator and Error Detector Datasheet
EBERT 1504 Pulse Pattern Generator and Error Detector Datasheet REV 1.0 1504 KEY FEATURES Four channel NRZ Pulse Pattern Generator and Error Detector Wide operating range between 1 to 15 Gb/s and beyond
More informationOIF CEI 6G LR OVERVIEW
OIF CEI 6G LR OVERVIEW Graeme Boyd, Yuriy Greshishchev T10 SAS-2 WG meeting, Houston, 25-26 May 2005 www.pmc-sierra.com 1 Outline! Why CEI-6G LR is of Interest to SAS-2?! CEI-6G- LR Specification Methodology!
More informationQSFP-40G-LR4-S-LEG. 40Gbase QSFP+ Transceiver
QSFP-40G-LR4-S-LEG CISCO 40GBASE-LR4 QSFP+ SMF 1270NM-1330NM 10KM REACH LC QSFP-40G-LR4-S-LEG 40Gbase QSFP+ Transceiver Features 4 CWDM lanes MUX/DEMUX design 4 independent full-duplex channels Up to 11.2Gbps
More informationDate: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications
SAS 1.1 PHY jitter MJSQ modifications T10/04-332r0 Date: October 4, 2004 To: T10 Technical Committee From: Bill Ham (bill.ham@hp,com) Subject: SAS 1.1 PHY jitter MJSQ modifications The following proposed
More informationSO-CFP4-LR4. CFP4, 103/112 Gbps, 1310nm, SM, DDM, 6.3dB, 10km OVERVIEW PRODUCT FEATURES ORDERING INFORMATION DATASHEET 4.1
SO-CFP4-LR4 CFP4, 103/112 Gbps, 1310nm, SM, DDM, 6.3dB, 10km OVERVIEW The SO-CFP4-LR4 is a 100Gbps transceiver module designed for optical communication applications compliant to 100GBASE-LR4 of the IEEE
More informationAN 835: PAM4 Signaling Fundamentals
AN 835: PAM4 Signaling Fundamentals Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Introduction... 4 1.1 NRZ Fundamentals... 4 1.2 Standards Using PAM4 Coding Scheme...
More informationPSO-200 OPTICAL MODULATION ANALYZER
PSO-200 OPTICAL MODULATION ANALYZER Future-proof characterization of any optical signal SPEC SHEET KEY FEATURES All-optical design providing the effective bandwidth to properly characterize waveforms and
More informationPAM4 Analysis Software User Manual
PAM4 Analysis Software User Manual *P077120705* 077-1207-05 PAM4 Analysis Software User Manual Supports PAM4 Analysis software V10.6.0 and above www.tek.com 077-1207-05 Copyright Tektronix. All rights
More information100GBASE-KR4, 100GBASE-CR4, & CAUI-4 Compliance and Characterization Solution for Real Time Scopes
100GBASE-KR4, 100GBASE-CR4, & CAUI-4 Compliance and Characterization Solution for Real Time Scopes This application package is designed in conjunction with the performance levels offered by a 50 GHz 70KSX
More informationFibre Channel Consortium
Fibre Channel Consortium FC-PI-4 Clause 6 Optical Physical Layer Test Suite Version 1.0 Technical Document Last Updated: June 26, 2008 Fibre Channel Consortium 121 Technology Drive, Suite 2 Durham, NH
More informationQSFP SFP-QSFP-40G-LR4
Features Compliant with 40G Ethernet IEEE802.3ba and 40GBASE-LR4 Standard QSFP+ MSA compliant Compliant with QDR/DDR Infiniband data rates Up to 11.2Gb/s data rate per wavelength 4 CWDM lanes MUX/DEMUX
More informationScott Schube, Intel Corporation CWDM8 MSA Project Chair
400G CWDM8 Data Center Optics Scott Schube, Intel Corporation CWDM8 MSA Project Chair 400G CWDM8 MSA Multiple optics, component, and system companies have formed an MSA group to define 2 km and 10 km reach
More informationTDEC, OMA and TDP Evaluation for 25G EPON
TDEC, OMA and TDP Evaluation for 25G EPON Vincent Houtsma & Dora van Veen Optical Access Research, Nokia Bell Labs, Murray Hill, NJ IEEE P802.3ca 100G-EPON Task Force Meeting, Orlando, FL, November 2017
More informationC2M spec consistency and tolerancing
C2M spec consistency and tolerancing Johan J. Mohr and Piers Dawe Mellanox Technologies 1 Topic, questions and answers Topic: C2M module output (200GAUI-4 and 400GAUI-8 ) Five requirements to the eye:
More information10GBASE-S Technical Feasibility RECAP
10GBASE-S Technical Feasibility RECAP Picolight Cielo Stratos Lightwave Corning CDT-Optical Lucent IBM IEEE P802.3ae Austin, TX November 2001 Plenary meeting 1 10GBASE-S Feasibility supporters Bob Grow,
More informationIntroduction to Jitter Techniques for High Speed Serial Technologies
Introduction to Jitter Techniques for High Speed Serial Technologies Industry Trends Fast Data Rates, More HF Loss Clean, open, logical 1 & 0 at launch from transmitter Logical 1 & 0 can be hard to distinguish
More informationT A S A 1 E B 1 F A Q
Specification Small Form Factor Pluggable Duplex LC Receptacle SFP28 Optical Transceivers Ordering Information T A S A 1 E B 1 F A Q Model Name Voltage Category Device type Interface LOS Temperature Distance
More informationExperimental results on single wavelength 100Gbps PAM4 modulation. Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom
Experimental results on single wavelength 100Gbps PAM4 modulation Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom 1 Past Presentations Selection of presentations at ieee
More informationBTI-10GLR-XN-AS. 10GBASE-LR XENPAK Transceiver,1310nm, SC Connectors, 10km over Single-Mode Fiber. For More Information: DATA SHEET
DATA SHEET 10GBASE-LR XENPAK Transceiver,1310nm, SC Connectors, 10km over Single-Mode Fiber BTI-10GLR-XN-AS Overview Agilestar's BTI-10GLR-XN-AS 10GBd XENPAK optical transceiver is designed for Storage,
More informationPicking the Optimal Oscilloscope for Serial Data Signal Integrity Validation and Debug
Picking the Optimal Oscilloscope for Serial Data Signal Integrity Validation and Debug Application Note 1556 Introduction In the past, it was easy to decide whether to use a real-time oscilloscope or an
More informationProposal for 4-channel WDM (WDM4) for intermediate reach 100GbE SMF PMD
Proposal for 4-channel WDM (WDM4) for intermediate reach 100GbE SMF PMD Contributors Yurii Vlasov Douglas Gill IBM IBM 802.3bm Plenary Meeting, November 13, San Antonio, TX 1 Supporters Stefan Rochus Mounir
More informationThe Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects
The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects Dennis Poulin Anritsu Company Slide 1 Outline PSU Signal Integrity Symposium
More informationTDECQ measurement procedure evaluation
TDECQ measurement procedure evaluation In the 802.3 SMF ad-hoc meetings and face-to-face discussions the possibility of creating a depository for waveform files was suggested. The general intent: - Provide
More information100G 4WDM-10 MSA Technical Specifications 10km Optical Specifications Release 1.0
100G 4WDM-10 MSA Technical Specifications 10km Specifications Release 1.0 (4-Wavelength WDM MSA) Editor Ali Ghiasi, Ghiasi Quantum LLC (on behalf of Huawei LTD) (ali@ghiasiquantum dot com) Project Chair
More informationSMF PMD Modulation Observations. 400 Gb/s Ethernet Task Force SMF Ad Hoc Conference Call 24 February 2015 Chris Cole
SMF PMD Modulation Observations 400 Gb/s Ethernet Task Force SMF Ad Hoc Conference Call 24 February 2015 Chris Cole Shannon-Hartley Theorem C = B log 2 (1 + S/N) C Channel capacity B Bandwidth S Signal
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary
More information