Obsolete Product(s) - Obsolete Product(s)

Size: px

Start display at page:

Download "Obsolete Product(s) - Obsolete Product(s)"

Philip Johnson
5 years ago
Views:

1 16-BIT DUAL SUPPLY BUS TRANSCEIER LEEL TRANSLATOR WITH A SIDE SERIES RESISTOR HIGH SPEED: t PD = 4.4ns (MAX.) at T A =85 C CCA = 3.0 CCB = 2.3 LOW POWER DISSIPATION: I CCA = I CCB = 20µA(MAX.) at T A =85 C SYMMETRICAL OUTPUT IMPEDANCE: I OHA = I OLA = 8mA MIN at CCA = 3.0 CCB = 1.65 or 2.3 I OHA = I OLA = 18mA MIN at CCA = 2.3 CCB = 1.65) BALANCED PROPAGATION DELAYS: t PLH t PHL POWER DOWN PROTECTION ON INPUTS AND OUTPUTS 26Ω SERIES RESISTOR ON A SIDE OUTPUTS OPERATING OLTAGE RANGE: CCA (OPR) = 2.3 to 3.6 (1.2 Data Retention) CCB (OPR) = 1.65 to 2.7 (1.2 Data Retention) MAX DATA RATES: 380 Mbps (1.8 to 3.3 translation) 260 Mbps (<1.8 to 3.3 translation) 260 Mbps (Translate to 2.5) 210 Mbps (Translate to 1.5) 100 Mbps (Translate to 1.2) PIN AND FUNCTION COMPATIBLE WITH 74 SERIES LATCH-UP PERFORMANCE EXCEEDS 500mA (JESD 17) ESD PERFORMANCE: HBM > 2000 (MIL STD 883 method 3015); MM > 200 DESCRIPTION The 74CX is a dual supply low voltage CMOS 16-BIT BUS TRANSCEIER fabricated with sub-micron silicon gate and five-layer metal wiring C 2 MOS technology. Designed for use as an interface between a 3.3 bus and a 2.5 or 1.8 bus in a mixed 3.3/1.8,3.3/2.5 and 2.5/ 1.8 supply systems, it achieves high speed operation while maintaining the CMOS low power dissipation. This IC is intended for two-way asynchronous communication between data buses and the direction of data transmission is determined by ndir inputs. The enable inputs ng can be used to disable the device so that the buses are effectively TSSOP Table 1: Order Codes PACKAGE TSSOP48 TFBGA54 µtfbga42 TFBGA T & R 74CX TTR 74CX LBR 74CX TBR isolated. The A-port interfaces with the 3 bus, the B-port with the 2.5 and 1.8 bus. All inputs are equipped with protection circuits against static discharge, giving them 2K ESD immunity and transient excess voltage. All floating bus terminals during High Z State must be held HIGH or LOW. Figure 1: Logic Diagram µtfbga n = 1, 2 March 2005 Rev. 14 1/18

2 Figure 2: Input And Output Equivalent Circuit Table 2: Pin Description TFBGA54 PIN µtfbga42 PIN N TSSOP PIN N SYMBOL NAME AND FUNCTION A3 B3 1 1DIR Directional Controls J3 F3 24 2DIR Directional Controls A6, B5, B6, C5, A4, A5, A6, B5, 47, 46, 44, 43, 1A1, 1A2, 1A3, 1A4, Data Inputs/Outputs C6, D5, D6, E5 B6, C5, C6, D5 41, 40, 38, 37 1A5, 1A6, 1A7, 1A8 E6, F5, F6, G5, D6, E5, E6, F5, 36, 35, 33, 32, 2A1, 2A2, 2A3, 2A4, Data Inputs/Outputs G6, H5, H6, J6 F6, G4, G5, G6 30, 29, 27, 26 2A5, 2A6, 2A7, 2A8 A1, B2, B1, C2, A3, A2, A1, B2, 2, 3, 5, 6, 1B1, 1B2, 1B3, 1B4, Data Inputs/Outputs C1, D2, D1, E2 B1, C2, C1, D2 8, 9, 11, 12 1B5, 1B6, 1B7, 1B8 E1, F2, F1, G2, D1, E2, E1, F2, 13, 14, 16, 17, 2B1, 2B2, 2B3, 2B4, Data Inputs/Outputs G1, H2, H1, J1 F1, G3, G2, G1 19, 20, 22, 23 2B5, 2B6, 2B7, 2B8 J4 F4 25 G2 Output Enable Inputs A4 B4 48 G1 Output Enable Inputs D3, D4, E3, E4, C3, C4, E3, E4 4, 10, 15, 21, GND Ground (0) F3, F4 28, 34, 39, 45 A2, A5, B3, B4, H3, H4, J2, J5 - - NC No Connected C4, G4 D4 42, 31 CCA Positive Supply oltage C3, G3 D3 7, 18 CCB Positive Supply oltage 2/18

3 Figure 3: Pin Connection (top view for TSSOP, top through view for BGA) TSSOP TFBGA Table 3: Truth Table INPUTS FUNCTION OUTPUT G DIR A BUS B BUS L L OUTPUT INPUT A = B L H INPUT OUTPUT B = A H X Z Z Z X=Don t care; Z=High Impedance µtfbga 3/18

4 Table 4: Absolute Maximum Ratings Symbol Parameter alue Unit CCA Supply oltage -0.5 to +4.6 CCB Supply oltage -0.5 to +4.6 I DC Input oltage -0.5 to +4.6 I/OA DC I/O oltage (Output disabled) -0.5 to +4.6 I/OB DC I/O oltage (Output disabled) -0.5 to +4.6 I/OA DC I/O oltage -0.5 to CCA I/OB DC I/O oltage -0.5 to CCB I IK DC Input Diode Current 20 ma I OK DC Output Diode Current 50 ma I OA DC Output Current ± 50 ma I OB DC Output Current ± 50 ma I CCA DC CC or Ground Current ± 100 ma I CCB DC CC or Ground Current ± 100 ma P d Power Dissipation 400 mw T stg Storage Temperature -65 to +150 C T L Lead Temperature (10 sec) 260 C Absolute Maximum Ratings are those value beyond which damage to the device may occur. Functional operation under these conditions is not implied Table 5: Recommended Operating Conditions Symbol Parameter alue Unit CCA Supply oltage 2.3 to 3.6 CCB Supply oltage 1.65 to CCA I Input oltage (Dir, G) 0 to CCB I/OA I/O oltage 0 to CCA I/OB I/O oltage 0 to CCB T op Operating Temperature -40 to 85 C dt/dv Input Rise and Fall Time (note 1) 0 to 10 ns/ 1) I from 0.8 to 2.0 at CC =3.0 4/18

5 Table 6: DC Specification For CCA Test Condition alue Symbol IHA ILA OHA OLA I IA I OZA I OFF I CCtA I CCtA Parameter High Level Input oltage (An) (*) Low Level Input oltage (An) (*) High Level Output oltage Low Level Output oltage Input Leakage Current High Impedance Output Leakage Current Power Off Leakage Current Quiescent Supply Current Maximum Quiescent Supply Current / Input (An) CCB () CCA () (*) CC range = 3.3±0.3; 2.5±0.2; 1.8±0.15 T A = 25 C -40 to 85 C Min. Typ. Max. Min. Max I O =-100µA I O =-8mA I O =-8mA I O =-6mA I O =100µA I O =8mA I O =8mA I O =6mA I = CC or GND ± 0.5 ± 5 µa IA = GND or 3.6 IB = IHB or ILB G = CCB 0 0 IA = GND to 3.6 IB = GND to 3.6 G, Dir = GND to IA = CCA or GND IB = CCB or GND IA = CCA IB = CCB or GND Unit ± 1.0 ± 10 µa ± 1.0 ± 10 µa 2 20 µa 0.75 ma 5/18

6 Table 7: DC Specification For CCB Test Condition alue Symbol IHB ILB OHB OLB I IB I OZB I CCtB I CCtB Parameter High Level Input oltage (Bn, Dir, G) (*) Low Level Input oltage (Bn, Dir, G) (*) High Level Output oltage Low Level Output oltage Input Leakage Current High Impedance Output Leakage Current Quiescent Supply Current Maximum Quiescent Supply Current / Input (Bn, DIR, G) CCB () CCA () (*) CC range = 3.3±0.3; 2.5±0.2; 1.8±0.15 T A = 25 C -40 to 85 C Min. Typ. Max. Min. Max CCB 0.65 CCB CCB 0.65 CCB CCB 0.35 CCB CCB 0.35 CCB I O =-100µA I O =-18mA I O =-6mA I O =-6mA I O =100µA I O =18mA I O =6mA I O =6mA I = CC or GND ± 0.5 ± 5 µa IA = IHA or ILA IB = GND or 2.7 G = CCB IA = CCA or GND IB = CCB or GND Dir or G= CCB or GND IB = CCB IA = CCA or GND Unit ± 1.0 ± 10 µa 2 20 µa 0.75 ma 6/18

7 Table 8: Dynamic Switching Characteristics Test Condition alue Symbol OLPA OLPB OLA OLB OHA OHB Parameter Dynamic Low Level Quiet An Output Dynamic Low Level Quiet Bn Output Dynamic Low Level Quiet An Output Dynamic Low Level Quiet Bn Output Dynamic High Level Quiet An Output Dynamic High Level Quiet Bn Output CCB () CCA () T A = 25 C -40 to 85 C Min. Typ. Max. Min. Max C L =30pF IL =0 IH = CC C L =30pF IL =0 IH = CC C L =30pF IL =0 IH = CC C L =30pF IL =0 IH = CC C L =30pF IL =0 IH = CC C L =30pF IL =0 IH = CC Unit 7/18

8 Table 9: AC Electrical Characteristics Test Condition alue Symbol t PLH t PHL t PLH t PHL t PZL t PZH t PZL t PZH t PLZ t PHZ t PLZ t PHZ t OSLH t OSHL Parameter Propagation Delay Time An to Bn Propagation Delay Time Bn to An Output Enable Time G to An Output Enable Time G to Bn Output Disable Time G to An Output Disable Time G to Bn Output To Output Skew Time (note1, 2) CCB () 1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (t OSLH = t PLHm - t PLHn, t OSHL = t PHLm - t PHLn 2) Parameter guaranteed by design Table 10: Capacitance Characteristics CCA () -40 to 85 C 1) C PD is defined as the value of the IC s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average current can be obtained by the following equation. I CC(opr) = C PD x CC x f IN + I CC /16 (per circuit) Min. Max. 1.8 ± ± C L = 30 pf 1.8 ± ± R L = 500 Ω 2.5 ± ± ± ± C L = 30 pf 1.8 ± ± R L = 500 Ω 2.5 ± ± ± ± C L = 30 pf 1.8 ± ± R L = 500 Ω 2.5 ± ± ± ± C L = 30 pf 1.8 ± ± R L = 500 Ω 2.5 ± ± ± ± C L = 30 pf 1.8 ± ± R L = 500 Ω 2.5 ± ± ± ± C L = 30 pf 1.8 ± ± R L = 500 Ω 2.5 ± ± ± ± C L = 30 pf 1.8 ± ± R L = 500 Ω 2.5 ± ± Test Condition Symbol Parameter CCB CCA T A = 25 C -40 to 85 C Unit () () Min. Typ. Max. Min. Max. C INB Input Capacitance open open 5 pf C I/O Input/Output pf Capacitance C PD Power Dissipation f=10mhz 28 pf Capacitance pf alue Unit ns ns ns ns ns ns ns 8/18

9 Figure 4: Test Circuit TEST t PLH, t PHL t PZL, t PLZ ( CC = 3.0 to 3.6) t PZL, t PLZ ( CC = 2.3 to 2.7 or CC = 1.65 to 1.95) t PZH, t PHZ C L = 30pF or equivalent (includes jig and probe capacitance) R L = R 1 = 500Ω or equivalent R T = Z OUT of pulse generator (typically 50Ω) Table 11: Waveform Symbol alue Symbol CC SWITCH Open 6 2 CC GND 3.0 to to to 1.95 IH CC CC CC M 1.5 CC /2 CC /2 X OL +0.3 OL OL Y OL -0.3 OL OL /18

10 Figure 5: Waveform - Propagation Delay (f=1mhz; 50% duty cycle) Figure 6: Waveform - Output Enable And Disable Time (f=1mhz; 50% duty cycle) 10/18

11 TSSOP48 MECHANICAL DATA DIM. mm. inch MIN. TYP MAX. MIN. TYP. MAX. A A A b c D E 8.1 BSC BSC E e 0.5 BSC BSC K L A A2 A1 b e D c K L E E1 PIN 1 IDENTIFICATION D 11/18

12 TFBGA54 MECHANICAL DATA DIM. mm. mils MIN. TYP MAX. MIN. TYP. MAX. A A A B D D E E e SE /C 12/18

13 µtfbga42 MECHANICAL DATA DIM. mm. mils MIN. TYP MAX. MIN. TYP. MAX. A A A b D D E E e SE /A 13/18

14 Tape & Reel TSSOP48 MECHANICAL DATA DIM. mm. inch MIN. TYP MAX. MIN. TYP. MAX. A C D N T Ao Bo Ko Po P /18

15 Tape & Reel TFBGA42 MECHANICAL DATA DIM. mm. inch MIN. TYP MAX. MIN. TYP. MAX. A C D N T Ao Bo Ko Po P /18

16 Tape & Reel TFBGA54 MECHANICAL DATA DIM. mm. inch MIN. TYP MAX. MIN. TYP. MAX. A C D N T Ao Bo Ko Po P /18

17 Table 12: Revision History Date Revision Description of Changes 18-May TFBGA42 Reel Modified on page Sep T L on table 4 and CCB on table 5: values changed. 16-Mar Add Features ==> Max Data Rates. 17/18

18 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners 2005 STMicroelectronics - All Rights Reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 18/18

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s) OCTAL DUAL SUPPLY BUS TRANSCEIER HIGH SPEED: t PD = 8.5 (MAX.) at CCA =5.0 CCB = 3.3 LOW POWER DISSIPATION: I CCA = I CCB =5µA(MAX.) at T A =25 C LOW NOISE: OLP =0.3 (TYP.) at CCA =5.5 CCB =3.3 SYMMETRICAL