74LVQ280 9 BIT PARITY GENERATOR

Transcription

1 9 BIT PARITY GENERATOR HIGH SPEED: t PD = 8 ns (TYP.) at V CC = 3.3 V COMPATIBLE WITH TTL OUTPUTS LOW POWER DISSIPATION: I CC = 2µA(MAX.) at T A =25 C LOW NOISE: V OLP = 0.3V (TYP.) at V CC = 3.3V 75Ω TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: I OH = I OL = 12mA (MIN) at V CC = 3.0 V PCI BUS LEVELS GUARANTEED AT 24 ma BALANCED PROPAGATION DELAYS: t PLH t PHL OPERATING VOLTAGE RANGE: V CC (OPR) = 2V to 3.6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 280 IMPROVED LATCH-UP IMMUNITY DESCRIPTION The 74LVQ280 is a low voltage CMOS 9 BIT PARITY GENERATOR fabricated with sub-micron silicon gate and double-layer metal wiring C 2 MOS technology. It is ideal for low power and low noise 3.3V applications. It is composed of nine data inputs (A to I) and odd/ even parity outputs (ΣODD and ΣEVEN). The nine SOP Table 1: Order Codes PACKAGE SOP TSSOP TSSOP T & R 74LVQ280MTR 74LVQ280TTR data inputs control the output conditions. When the number of high level input is odd, ΣODD output is kept high and ΣEVEN output low. Conversely, when the number of high level is even, ΣEVEN output is kept high and ΣODD low. The IC generates either odd or even parity making it flexible application. The word-length capability is easily expanded by cascading. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. Figure 1: Pin Connection And IEC Logic Symbols July 2004 Rev. 2 1/11

2 Figure 2: Input And Output Equivalent Circuit Table 2: Pin Description PIN N SYMBOL NAME AND FUNCTION 5 ΣEVEN Even Parity Output 6 ΣODD Odd Parity Output 8, 9, 10, 11, A to I Data Inputs 12, 13, 1, 2, 4 3 NC No Connection 7 GND Ground (0V) 14 V CC Positive Supply Voltage Table 3: Truth Table NUMBER OF INPUTS A - I THAT ARE HIGH ΣEVEN OUTPUTS ΣODD 0, 2, 4, 6, 8 H L 1, 3, 5, 7, 9 L H Figure 3: Logic Diagram 2/11

3 Table 4: Absolute Maximum Ratings Symbol Parameter Value Unit V CC Supply Voltage -0.5 to +7 V V I DC Input Voltage -0.5 to V CC V V O DC Output Voltage -0.5 to V CC V I IK DC Input Diode Current ± 20 ma I OK DC Output Diode Current ± 20 ma I O DC Output Current ± 50 ma I CC or I GND DC V CC or Ground Current ± 300 ma T stg Storage Temperature -65 to +150 C T L Lead Temperature (10 sec) 300 C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied Table 5: Recommended Operating Conditions Symbol Parameter Value Unit V CC Supply Voltage (note 1) 2 to 3.6 V V I Input Voltage 0 to V CC V V O Output Voltage 0 to V CC V T op Operating Temperature -55 to 125 C 1) Truth Table guaranteed: 1.2V to 3.6V Table 6: DC Specifications Test Condition Value Symbol V IH V IL V OH V OL Parameter High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage V CC (V) 3.0 to ) Maximum test duration 2ms, one output loaded at time 2) Incident wave switching is guaranteed on transmission lines with impedances as low as 75Ω T A = 25 C -40 to 85 C -55 to 125 C Min. Typ. Max. Min. Max. Min. Max. Unit V V I O =-50 µa I O =-12 ma I O =-24 ma I O =50 µa I O =12 ma I O =24 ma I I Input Leakage Current 3.6 V I = V CC or GND ± 0.1 ± 1 ± 1 µa I CC Quiescent Supply Current 3.6 V I = V CC or GND µa I OLD Dynamic Output V OLD = 0.8 V max ma 3.6 I OHD Current (note 1, 2) V OHD = 2 V min ma V V 3/11

4 Table 7: Dynamic Switching Characteristics Test Condition Value Symbol Parameter V CC T A = 25 C -40 to 85 C -55 to 125 C Unit (V) Min. Typ. Max. Min. Max. Min. Max. V OLP Dynamic Low V OLV Voltage Quiet 3.3 V Output (note 1, 2) V IHD Dynamic High V Voltage Input C L = 50 pf (note 1, 3) V ILD Dynamic Low V Voltage Input (note 1, 3) 1) Worst case package. 2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND. 3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (V ILD ), 0V to threshold (V IHD ), f=1mhz. Table 8: AC Electrical Characteristics (C L = 50 pf, R L = 500 Ω, Input t r = t f = 3ns) Test Condition Value Symbol Parameter V CC (V) T A = 25 C -40 to 85 C -55 to 125 C Min. Typ. Max. Min. Max. Min. Max. Unit t PLH t PHL t OSLH t OSHL Propagation Delay Time Output To Output Skew Time (note1, 2) (*) (*) ns ns 1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (t OSLH = t PLHm - t PLHn, t OSHL = t PHLm - t PHLn ) 2) Parameter guaranteed by design (*) Voltage range is 3.3V ± 0.3V Table 9: Capacitive Characteristics Test Condition Value Symbol Parameter V CC T A = 25 C -40 to 85 C -55 to 125 C Unit (V) Min. Typ. Max. Min. Max. Min. Max. C IN Input Capacitance pf C PD Power Dissipation Capacitance 3.3 f IN = 10MHz 59 pf (note 1) 1) C PD is defined as the value of the IC s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I CC(opr) = C PD x V CC x f IN + I CC /n (per circuit) 4/11

5 Figure 4: Test Circuit C L = 50pF or equivalent (includes jig and probe capacitance) R L = 500Ω or equivalent R T = Z OUT of pulse generator (typically 50Ω) Figure 5: Waveform - Propagation Delays (f=1mhz; 50% duty cycle) 5/11

6 SO-14 MECHANICAL DATA DIM. mm. inch MIN. TYP MAX. MIN. TYP. MAX. A A A B C D E e H h L k ddd D 6/11

7 TSSOP14 MECHANICAL DATA DIM. mm. inch MIN. TYP MAX. MIN. TYP. MAX. A A A b c D E E e 0.65 BSC BSC K L A A2 A1 b e c K L E D E1 PIN 1 IDENTIFICATION D 7/11

8 Tape & Reel SO-14 MECHANICAL DATA DIM. mm. inch MIN. TYP MAX. MIN. TYP. MAX. A C D N T Ao Bo Ko Po P /11

9 Tape & Reel TSSOP14 MECHANICAL DATA DIM. mm. inch MIN. TYP MAX. MIN. TYP. MAX. A C D N T Ao Bo Ko Po P /11

10 Table 10: Revision History Date Revision Description of Changes 29-Jul Ordering Codes Revision - pag /11

11 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners 2004 STMicroelectronics - All Rights Reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 11/11