Project Abstract Submission : Entry # 456. Part 1 - Team. Part 2 - Project. Team Leader Name. Maroua Filali. Team Leader .
|
|
- Isaac Barker
- 5 years ago
- Views:
Transcription
1 Part 1 - Team Team Leader Name Maroua Filali Team Leader mf @qu.edu.qa 2nd Team Member Name Ealaf Hussein 2nd Team Member eh @qu.edu.qa 3rd Team Member Name Salma Shalaby 3rd Team Member ss @qu.edu.qa Faculty Advisor Name Abbes Amira Faculty Advisor abbes.amira@qu.edu.qa Faculty Advisor University Job Title Professor of Computer Engineering How many male team members? 0 How many female team members? 3 Your University Qatar University Country of Residence Qatar Part 2 - Project 1/5
2 Project Title Automatic aneurysm segmentation on Reconfigurable SoC General Topic / Problem statement General Topic / Problem statement: - Aneurysms are caused by dilation in the walls of a blood vessel, becoming so thin, such that blood flow to it can lead to rupture. Cerebral aneurysms are found in the brain. Ruptured aneurysm causes blood leakage into the area surrounding it, which is a lifethreatening condition. Hence, early and accurate diagnosis of aneurysm is highly required. Knowing some parameters about the aneurysm, such as size and location, helps in deciding the right treatment. - Ruptured brain aneurysms are fatal in about 40% of cases. Of those who survive, about 66% suffer some permanent neurological deficit. Accurate early diagnosis is critical, as the initial haemorrhage may be fatal. Despite widespread neuroimaging availability, misdiagnosis or delays in diagnosis occurs in up to 25% of patients with subarachnoid haemorrhage (SAH) when initially presenting for medical treatment. Our project aims to develop a new algorithm for image segmentation to help the diagnosis of cerebral aneurysm. - This project aims to implement a real-time automated segmentation technique for cerebral aneurysm on the ZYNQ system on chip (SoC), and realizing the results in a 3D plane, utilizing a Virtual Reality Lab to create an interactive environment for training purposes. Image segmentation is the process of clustering pixels based on shared characteristics. It is used in the medical field for many purposes such as diagnosis, surgery planning, and locating tumours. Medical image segmentation can be accelerated on reconfigurable hardware as it requires huge computation power for 3D DICOM data. - The significance of the project is presented in the need for an automated system to segment cerebral aneurysms. Since medical images have high resolution, they require a high computational power. This can be provided through a Field Programmable Gate Array (FPGA), which provides an accelerated computation that is needed for this system. PRODUCTS/STUDIES: A KALMAN filter-pca based approach for brain aneurysm segmentation Novel VLSI Architecture for Real Time Medical Image Segmentation Real Time Implementation of Medical Images Segmentation Based on PSO Segmentation of Bowel Images and its implementation using Virtex FPGA kit Segmentation of MR Images by Using Grow and Learn Network on FPGAs Segmentation and separation of Cerebral Aneurysm: A multi-phase Approach Geodesic Active Contour with adaptive Configuration for cerebral vessel and aneurysm segmentation. Automatic Detection, Segmentation and classification of Abdominal Aortic Aneurysm using Deep Learning. Intracranial aneurysm segmentation in 3D CT angiography: Method and quantitative validation with and without prior noise filtering. Project Description 2/5
3 - The design of the project will be carried through several phases. The data will be provided to the FPGA. In this stage, the 2D slices of aneurysm will be segmented using thresholding and wavelet transform. Once the results of the segmentation are available, they can be sent to a variety of devices that can be interfaced through the FPGA. For instance, a Bluetooth Dongle can be connected to the FPGA, to send the result to a smartphone platform. Also, the results can be displayed in a monitor through an interface with an HDMI connection. Moreover, the slices will be converted to a 3D volume image, and will then be shown in a Virtual Reality environment. The main objectives of this project are: To develop an efficient algorithm to detect and segment cerebral aneurysm on FPGA and its simulation on MATLAB. To implement the proposed algorithms on ZYNQ SoC Zedboard. To evaluate the FPGA implementation of the proposed algorithm based on subjective and objective evaluation using different performance metrics. To show the results in an interactive virtual reality environment. To demonstrate and visualize the segmented aneurysm in 3D volume in VR environment - The limitations of the project happen in case there are no enough data to be provided to the system, hence, the algorithm would be data-biased. To solve this, we have managed to get a set of data for developing the algorithm, then more data will be used for testing and evaluating the algorithm. Proposed Approach/Methodology 3/5
4 Proposed Approach/Methodology: - To achieve the objectives of the project, a set of software and hardware are needed. For the software, MATLAB is used to develop and simulate the segmentation algorithm. It is also used to implement the graphical user interface of the system. To configure this system on the Zedboard, several software will be used. These software packages are: Vivado IDE: It is used to create the components of the hardware system of the System on Chip design, such as the memory, interfaces, peripherals, etc. Also, it integrates and packages intellectual property (IP). SDK: It contains driver support for all the Xilinx IPs. In addition, it has library support for ARM and NEON extensions. MATLAB / Simulink: provide suitable functions for image processing, and the algorithm can be converted into a code that can be implemented on the Zynq platform (C/C++). System Generator: employs the Simulink design for the FPGA system design, providing a high-level model-based design for the hardware platform. ZedBoard : is a low-cost board that features the Zynq device (XC7Z020). This platform is used because it has interfaces for all the peripherals needed for this system. Plus, it allows different implementation approaches, hence, offering more flexibility for hardware/software design. Team structure and responsibilities: Ealaf Hussein Hardware/Software interfacing System Integration with VR Maroua Filali Hardware implementation of the segmentation algorithm using different HW/SW co-design approaches Salma Shalaby Developing the algorithm in MATLAB. Evaluation using different Evaluation metrics. And objective and Subjective Evaluation Risks and Contingency plans: Risk 1: -A robotic arm was to be integrated with the project. Contingency Plan 1: -The robotic arm will be emulated in Virtual Reality VR. Risk 2: -3D construction of the segmentation is not accurate using MATLAB functions. Contingency Plan 2: -Utilize the Virtual Reality for accurate Visualisation of the segmentation. Project plan/schedule: Senior Design 1 (SEP 18th DEC 15th 2016) : - Literature review and related work including: o clinical problem o Image segmentation o SoC Zedboard o Robotic Surgery o Virtual Reality - Develop and simulate the algorithm Senior Design 2 (FEB 12th MAY 25th 2017): - Implement algorithm on hardware (Zedboard). - Testing and Verification. - Evaluation. 4/5
5 Expected Deliverables The expected deliverables for this project is automated medical image segmentation algorithm for cerebral aneurysm with the help of the ZYNQ system on chip (SoC). In addition, the constructed 3D volume of the segmentation will be demonstrated in an interactive environment using Virtual Reality lab to be used for training purposes. Submission in PDF DELL_abstract_AneurysmSegmentation-segmentationFINALSTAMP.pdf How did you hear about the competition? University Professor or Staff 5/5
Job Description. Commitment: Must be available to work full-time hours, M-F for weeks beginning Summer of 2018.
Research Intern Director of Research We are seeking a summer intern to support the team to develop prototype 3D sensing systems based on state-of-the-art sensing technologies along with computer vision
More informationInternational Journal of Scientific & Engineering Research, Volume 8, Issue 4, April ISSN
International Journal of Scientific & Engineering Research, Volume 8, Issue 4, April-2017 324 FPGA Implementation of Reconfigurable Processor for Image Processing Ms. Payal S. Kadam, Prof. S.S.Belsare
More informationDigital Systems Design
Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level
More informationVLSI Implementation of Image Processing Algorithms on FPGA
International Journal of Electronic and Electrical Engineering. ISSN 0974-2174 Volume 3, Number 3 (2010), pp. 139--145 International Research Publication House http://www.irphouse.com VLSI Implementation
More informationImage Enhancement using Hardware co-simulation for Biomedical Applications
Image Enhancement using Hardware co-simulation for Biomedical Applications Kalyani A. Dakre Dept. of Electronics and Telecommunications P.R. Pote (Patil) college of Engineering and, Management, Amravati,
More informationAUTOMATED MALARIA PARASITE DETECTION BASED ON IMAGE PROCESSING PROJECT REFERENCE NO.: 38S1511
AUTOMATED MALARIA PARASITE DETECTION BASED ON IMAGE PROCESSING PROJECT REFERENCE NO.: 38S1511 COLLEGE : BANGALORE INSTITUTE OF TECHNOLOGY, BENGALURU BRANCH : COMPUTER SCIENCE AND ENGINEERING GUIDE : DR.
More information5G R&D at Huawei: An Insider Look
5G R&D at Huawei: An Insider Look Accelerating the move from theory to engineering practice with MATLAB and Simulink Huawei is the largest networking and telecommunications equipment and services corporation
More informationPramod Kumar Naik Senior Application Engineer MathWorks Products
MATLAB & SIMULINK Pramod Kumar Naik Senior Application Engineer MathWorks Products 2 Enabling Excellence Through Innovation System Engineering Intellectual Property (IP) EDA & Semiconductor University
More informationImplementation of Face Detection System Based on ZYNQ FPGA Jing Feng1, a, Busheng Zheng1, b* and Hao Xiao1, c
6th International Conference on Mechatronics, Computer and Education Informationization (MCEI 2016) Implementation of Face Detection System Based on ZYNQ FPGA Jing Feng1, a, Busheng Zheng1, b* and Hao
More informationHardware-Software Co-Design Cosynthesis and Partitioning
Hardware-Software Co-Design Cosynthesis and Partitioning EE8205: Embedded Computer Systems http://www.ee.ryerson.ca/~courses/ee8205/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer
More informationVision with Precision Webinar Series Augmented & Virtual Reality Aaron Behman, Xilinx Mark Beccue, Tractica. Copyright 2016 Xilinx
Vision with Precision Webinar Series Augmented & Virtual Reality Aaron Behman, Xilinx Mark Beccue, Tractica Xilinx Vision with Precision Webinar Series Perceiving Environment / Taking Action: AR / VR Monitoring
More informationEfficient Multi-Operand Adders in VLSI Technology
Efficient Multi-Operand Adders in VLSI Technology K.Priyanka M.Tech-VLSI, D.Chandra Mohan Assistant Professor, Dr.S.Balaji, M.E, Ph.D Dean, Department of ECE, Abstract: This paper presents different approaches
More informationJournal of Engineering Science and Technology Review 9 (5) (2016) Research Article. L. Pyrgas, A. Kalantzopoulos* and E. Zigouris.
Jestr Journal of Engineering Science and Technology Review 9 (5) (2016) 51-55 Research Article Design and Implementation of an Open Image Processing System based on NIOS II and Altera DE2-70 Board L. Pyrgas,
More informationOptimized CT metal artifact reduction using the Metal Deletion Technique (MDT)
Optimized CT metal artifact reduction using the Metal Deletion Technique (MDT) F Edward Boas, Roland Bammer, and Dominik Fleischmann Extended abstract for RSNA 2012 Purpose CT metal streak artifacts are
More informationLABVIEW DESIGN FOR EDGE DETECTION USING LOG GABOR FILTER FOR DISEASE DETECTION
INTERNATIONAL JOURNAL FOR RESEARCH & DEVELOPMENT IN TECHNOLOGY Volume-5,Issue-5 (May-16) ISSN (O) :- 2349-3585 LABVIEW DESIGN FOR EDGE DETECTION USING LOG GABOR FILTER FOR DISEASE DETECTION Vipul Kumbhalwar
More informationNeuroSim - The Prototype of a Neurosurgical Training Simulator
NeuroSim - The Prototype of a Neurosurgical Training Simulator Florian BEIER a,1,stephandiederich a,kirstenschmieder b and Reinhard MÄNNER a,c a Institute for Computational Medicine, University of Heidelberg
More informationReal-Time Testing Made Easy with Simulink Real-Time
Real-Time Testing Made Easy with Simulink Real-Time Andreas Uschold Application Engineer MathWorks Martin Rosser Technical Sales Engineer Speedgoat 2015 The MathWorks, Inc. 1 Model-Based Design Continuous
More informationParallel Architecture for Optical Flow Detection Based on FPGA
Parallel Architecture for Optical Flow Detection Based on FPGA Mr. Abraham C. G 1, Amala Ann Augustine Assistant professor, Department of ECE, SJCET, Palai, Kerala, India 1 M.Tech Student, Department of
More informationAgenda. 9:30 Registration & Coffee Networking and Sponsor Table-tops Welcome and introduction
Agenda 9:30 Registration & Coffee Networking and Sponsor Table-tops 10.00 Welcome and introduction Break 12:45 Lunch Break Flexible debug and visibility techniques to enhance all FPGA design and deployment
More informationOpenViBE Software for Brain-Computer Interfaces
1 OpenViBE Software for Brain-Computer Interfaces Anatole Lécuyer (INRIA) 10th Libre Software Meeting 09/07/09, Nantes A. Lécuyer, OpenViBE Project, RMLL 2009, Nantes 1 Resume www.irisa.fr/bunraku/anatole.lecuyer
More informationPower consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA
Power consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA 1 Neenu Joseph, 2 Dr. P Nirmal Kumar 1 Research Scholar, Department of ECE Anna University, Chennai,
More informationDesign and Simulation of Optimized Color Interpolation Processor for Image and Video Application
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 Design and Simulation of Optimized Color Interpolation Processor for Image and Video
More information- Software Engineer con Laurea Magistrale in Informatica, Telecomunicazioni o Elettronica
Elettronica spa cerca: - Software Engineer con Laurea Magistrale in Informatica, Telecomunicazioni o Elettronica - Machine Learning Engineer con Laurea Magistrale in Informatica, Elettronica o Telecomunicazioni
More informationFPGA IMPLEMENTATION OF HIGH SPEED AND LOW POWER VITERBI ENCODER AND DECODER
FPGA IMPLEMENTATION OF HIGH SPEED AND LOW POWER VITERBI ENCODER AND DECODER M.GAYATHRI #1, D.MURALIDHARAN #2 #1 M.Tech, School of Computing #2 Assistant Professor, SASTRA University, Thanjavur. #1 gayathrimurugan.12
More informationHardware Implementation of Automatic Control Systems using FPGAs
Hardware Implementation of Automatic Control Systems using FPGAs Lecturer PhD Eng. Ionel BOSTAN Lecturer PhD Eng. Florin-Marian BÎRLEANU Romania Disclaimer: This presentation tries to show the current
More informationVLSI Implementation of Impulse Noise Suppression in Images
VLSI Implementation of Impulse Noise Suppression in Images T. Satyanarayana 1, A. Ravi Chandra 2 1 PG Student, VRS & YRN College of Engg. & Tech.(affiliated to JNTUK), Chirala 2 Assistant Professor, Department
More informationTechnical Aspects in Digital Pathology
Technical Aspects in Digital Pathology Yukako Yagi, PhD yyagi@mgh.harvard.edu Director of the MGH Pathology Imaging & Communication Technology Center Assistant Professor of Pathology, Harvard Medical School
More informationEvaluation of Haptic Virtual Fixtures in Psychomotor Skill Development for Robotic Surgical Training
Department of Electronics, Information and Bioengineering Neuroengineering and medical robotics Lab Evaluation of Haptic Virtual Fixtures in Psychomotor Skill Development for Robotic Surgical Training
More informationAbstract of PhD Thesis
FACULTY OF ELECTRONICS, TELECOMMUNICATION AND INFORMATION TECHNOLOGY Irina DORNEAN, Eng. Abstract of PhD Thesis Contribution to the Design and Implementation of Adaptive Algorithms Using Multirate Signal
More informationVR for Microsurgery. Design Document. Team: May1702 Client: Dr. Ben-Shlomo Advisor: Dr. Keren Website:
VR for Microsurgery Design Document Team: May1702 Client: Dr. Ben-Shlomo Advisor: Dr. Keren Email: med-vr@iastate.edu Website: Team Members/Role: Maggie Hollander Leader Eric Edwards Communication Leader
More informationFPGA Based Efficient Median Filter Implementation Using Xilinx System Generator
FPGA Based Efficient Median Filter Implementation Using Xilinx System Generator Siddarth Sharma 1, K. Pritamdas 2 P.G. Student, Department of Electronics and Communication Engineering, NIT Manipur, Imphal,
More informationModified Design of High Speed Baugh Wooley Multiplier
Modified Design of High Speed Baugh Wooley Multiplier 1 Yugvinder Dixit, 2 Amandeep Singh 1 Student, 2 Assistant Professor VLSI Design, Department of Electrical & Electronics Engineering, Lovely Professional
More informationDeveloping and Prototyping Next-Generation Communications Systems
Developing and Prototyping Next-Generation Communications Systems Dr. Amod Anandkumar Team Lead Signal Processing and Communications Application Engineering Group 2015 The MathWorks, Inc. 1 Proliferation
More informationA Fixed-Width Modified Baugh-Wooley Multiplier Using Verilog
A Fixed-Width Modified Baugh-Wooley Multiplier Using Verilog K.Durgarao, B.suresh, G.Sivakumar, M.Divaya manasa Abstract Digital technology has advanced such that there is an increased need for power efficient
More informationImage Extraction using Image Mining Technique
IOSR Journal of Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719 Vol. 3, Issue 9 (September. 2013), V2 PP 36-42 Image Extraction using Image Mining Technique Prof. Samir Kumar Bandyopadhyay,
More informationA Step Forward in Virtual Reality. Department of Electrical and Computer Engineering
A Step Forward in Virtual Reality Team Step Ryan Daly Electrical Engineer Jared Ricci Electrical Engineer Joseph Roberts Electrical Engineer Steven So Electrical Engineer 2 Motivation Current Virtual Reality
More informationHARDWARE SOFTWARE CO-SIMULATION FOR
HARDWARE SOFTWARE CO-SIMULATION FOR TRAFFIC LOAD COMPUTATION USING MATLAB SIMULINK MODEL BLOCKSET ADHYANA GUPTA 1 1 DEPARTMENT OF INFORMATION TECHNOLOGY, BANASTHALI UNIVERSITY, JAIPUR, RAJASTHAN adhyanagupta@gmail.com
More informationStudy of Implementation of Image Analysis with Hardware and Software Co-Design on the Xilinx Platform
International Journal of Innovative Research in Electronics and Communications (IJIREC) Volume 3, Issue 5, 2016, PP 1-5 ISSN 2349-4042 (Print) & ISSN 2349-4050 (Online) DOI: http://dx.doi.org/10.20431/2349-4050.0305001
More informationINTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY
INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK AN ADAPTIVE WEIGHT ALGORITHM FOR REMOVAL OF IMPULSE NOISE D. SUNITHA, Mr. B. KAMALAKAR
More informationWideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA
Wideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA By Raajit Lall, Abhishek Rao, Sandeep Hari, and Vinay Kumar Spectral measurements for some of the Multiple
More informationBULLET SPOT DIMENSION ANALYZER USING IMAGE PROCESSING
BULLET SPOT DIMENSION ANALYZER USING IMAGE PROCESSING Hitesh Pahuja 1, Gurpreet singh 2 1,2 Assistant Professor, Department of ECE, RIMT, Mandi Gobindgarh, India ABSTRACT In this paper, we proposed the
More informationDecision Based Median Filter Algorithm Using Resource Optimized FPGA to Extract Impulse Noise
Journal of Embedded Systems, 2014, Vol. 2, No. 1, 18-22 Available online at http://pubs.sciepub.com/jes/2/1/4 Science and Education Publishing DOI:10.12691/jes-2-1-4 Decision Based Median Filter Algorithm
More informationSegmentation of Liver CT Images
Segmentation of Liver CT Images M.A.Alagdar 1, M.E.Morsy 2, M.M.Elzalabany 3 1,2,3 Electronics And Communications Department-.Faculty Of Engineering Mansoura University, Egypt. Abstract In this paper we
More informationWhen to use an FPGA to prototype a controller and how to start
When to use an FPGA to prototype a controller and how to start Mark Corless, Principal Application Engineer, Novi MI Brad Hieb, Principal Application Engineer, Novi MI 2015 The MathWorks, Inc. 1 When to
More informationDESIGN OF INTELLIGENT PID CONTROLLER BASED ON PARTICLE SWARM OPTIMIZATION IN FPGA
DESIGN OF INTELLIGENT PID CONTROLLER BASED ON PARTICLE SWARM OPTIMIZATION IN FPGA S.Karthikeyan 1 Dr.P.Rameshbabu 2,Dr.B.Justus Robi 3 1 S.Karthikeyan, Research scholar JNTUK., Department of ECE, KVCET,Chennai
More informationRussellville School District STEM Pathways
Russellville School District STEM Pathways The Expansion of STEM Programs in Career and Technical Education Judy Pennington Director of Secondary Instruction RSD STEM Pathways PLTW Engineering PLTW Biomedical
More informationUNIVERSITI TEKNOLOGI MARA IDENTIFYING AND DETECTING UNLAWFUL BEHAVIOR IN VIDEO IMAGES USING GENETIC ALGORITHM
UNIVERSITI TEKNOLOGI MARA IDENTIFYING AND DETECTING UNLAWFUL BEHAVIOR IN VIDEO IMAGES USING GENETIC ALGORITHM SHAHIRAH BINTIMOHAMED HATIM Thesis submitted in fulfillment of the requirements for the degree
More informationSéminaire Supélec/SCEE
Séminaire Supélec/SCEE Models driven co-design methodology for SDR systems LECOMTE Stéphane Directeur de thèse PALICOT Jacques Co-directeur LERAY Pierre Encadrant industriel GUILLOUARD Samuel Outline Context
More informationImplementation of Digital Modulation using FPGA with System Generator
Implementation of Digital Modulation using FPGA with System Generator 1 M.PAVANI, 2 S.B.DIVYA 1,2 Assistant Professor 1,2 Electronic and Communication Engineering 1,2 Samskruti College of Engineering and
More information2015 The MathWorks, Inc. 1
2015 The MathWorks, Inc. 1 What s Behind 5G Wireless Communications? 서기환과장 2015 The MathWorks, Inc. 2 Agenda 5G goals and requirements Modeling and simulating key 5G technologies Release 15: Enhanced Mobile
More informationExploring Computation- Communication Tradeoffs in Camera Systems
Exploring Computation- Communication Tradeoffs in Camera Systems Amrita Mazumdar Thierry Moreau Sung Kim Meghan Cowan Armin Alaghi Luis Ceze Mark Oskin Visvesh Sathe IISWC 2017 1 Camera applications are
More informationAccess. your. Imagination
Access your Imagination This is your ACCESS ALL AREAS pass to a career in engineering Imagination is a global technology leader whose products touch the lives of billions of people across the globe. We
More informationUltrasonic Signal Processing Platform for Nondestructive Evaluation
Ultrasonic Signal Processing Platform for Nondestructive Evaluation (USPPNDE) Senior Project Final Report Raymond Smith Advisors: Drs. Yufeng Lu and In Soo Ahn Department of Electrical and Computer Engineering
More informationAD9361 transceiver IC are explored. The signal properties are tested on spectrum analyzer. Index Terms: DS-SS, CDMA, Gold code, SOC.
COMPACT IMPLEMENTATION OF DSSS WAVEFORM USING XILINX ZYNQ SOC AND AD9361 TRANSCEIVER Sharvani Gadgil 1, Atul Pawar 2, C D Naidu 3, M Haritha 4 1,3,4 VNR Vignana Jyothi Institute of Engineering and Technology,
More informationSpectrum Detector for Cognitive Radios. Andrew Tolboe
Spectrum Detector for Cognitive Radios Andrew Tolboe Motivation Currently in the United States the entire radio spectrum has already been reserved for various applications by the FCC. Therefore, if someone
More informationImagine your future lab. Designed using Virtual Reality and Computer Simulation
Imagine your future lab Designed using Virtual Reality and Computer Simulation Bio At Roche Healthcare Consulting our talented professionals are committed to optimising patient care. Our diverse range
More informationTeam 4. Kari Cieslak, Jakob Wulf-Eck, Austin Irvine, Alex Crane, Dylan Vondracek. Project SoundAround
Team 4 Kari Cieslak, Jakob Wulf-Eck, Austin Irvine, Alex Crane, Dylan Vondracek Project SoundAround Contents 1. Contents, Figures 2. Synopsis, Description 3. Milestones 4. Budget/Materials 5. Work Plan,
More informationTopics for Project, Diploma, Bachelor s, and Master s Theses
Topics for Project, Diploma, Bachelor s, and Master s Theses This is only a selection of topics. Further up-to-date thesis offers are available on the following web page: http://www12.cs.fau.de/edu/dasa/
More informationLecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques.
Introduction EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Techniques Cristian Grecu grecuc@ece.ubc.ca Course web site: http://courses.ece.ubc.ca/353/ What have you learned so far?
More informationUsing a COTS SDR as a 5G Development Platform
February 13, 2019 Bob Muro, Pentek Inc. Using a COTS SDR as a 5G Development Platform This article is intended to familiarize radio engineers with the use of a multi-purpose commercial off-the-shelf (COTS)
More informationReVRSR: Remote Virtual Reality for Service Robots
ReVRSR: Remote Virtual Reality for Service Robots Amel Hassan, Ahmed Ehab Gado, Faizan Muhammad March 17, 2018 Abstract This project aims to bring a service robot s perspective to a human user. We believe
More informationMIVS Tel:
www.medical-imaging.org.uk medvis-info@bangor.ac.uk Tel: 01248 388244 MIVS 2014 Medical Imaging and Visualization Solutions Drop in centre from 10.00am-4.00pm Friday 17th Jan 2014 - Bangor, Gwynedd Post
More informationLow-Cost Mobile Lab Solutions for Individualized Mechatronic Education
Low-Cost Mobile Lab Solutions for Individualized Mechatronic Education Joshua L. Hurst, Lecturer Department of Mechanical Aerospace and Nuclear Engineering Rensselaer Polytechnic Institute 3/13/2014 1
More informationREALISATION OF AWGN CHANNEL EMULATION MODULES UNDER SISO AND SIMO
REALISATION OF AWGN CHANNEL EMULATION MODULES UNDER SISO AND SIMO ENVIRONMENTS FOR 4G LTE SYSTEMS Dr. R. Shantha Selva Kumari 1 and M. Aarti Meena 2 1 Department of Electronics and Communication Engineering,
More informationWhat is New in Wireless System Design
What is New in Wireless System Design Houman Zarrinkoub, PhD. houmanz@mathworks.com 2015 The MathWorks, Inc. 1 Agenda Landscape of Wireless Design Our Wireless Initiatives Antenna-to-Bit simulation Smart
More informationImplementation of the Bio Heat Transfer Equation on BEECube FPGA Platform
International Journal of Computer Engineering and Information Technology VOL. 9, NO. 9, September 2017, 198 202 Available online at: www.ijceit.org E-ISSN 2412-8856 (Online) Implementation of the Bio Heat
More informationReference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering
FPGA Fabrics Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 CPLD / FPGA CPLD Interconnection of several PLD blocks with Programmable interconnect on a single chip Logic blocks executes
More informationDesign and Modeling of Linear Back Projection (LBP) Algorithm for Field Programmable Gate Array (FPGA)
Design and Modeling of Linear Back Projection (LBP) Algorithm for Field Programmable Gate Array (FPGA) Norhidayati Podari 1, a *, Siti Zarina Mohd Muji 1,b, M.Hairol Jabbar 1,c and Ruzairi Abdul Rahim
More informationMEDICAL X-RAY 2D AND 3D IMAGE VIEWER:ROLE FOR THE MEDICAL IMAGE IN DICOM STANDARD
MEDICAL X-RAY 2D AND 3D IMAGE VIEWER:ROLE FOR THE MEDICAL IMAGE IN DICOM STANDARD Mrs.B.A.Khivsara Mr.Shakadwipi Amol J. Mr. Nagare Sachin N. Mr. Phophaliya Abhijeet Mr.Gujrathi Apurv N. Abstract : A variety
More informationHeroX - Untethered VR Training in Sync'ed Physical Spaces
Page 1 of 6 HeroX - Untethered VR Training in Sync'ed Physical Spaces Above and Beyond - Integrating Robotics In previous research work I experimented with multiple robots remotely controlled by people
More informationSpectraTronix C700. Modular Test & Development Platform. Ideal Solution for Cognitive Radio, DSP, Wireless Communications & Massive MIMO Applications
SpectraTronix C700 Modular Test & Development Platform Ideal Solution for Cognitive Radio, DSP, Wireless Communications & Massive MIMO Applications Design, Test, Verify & Prototype All with the same tool
More informationInternational Journal for Research in Applied Science & Engineering Technology (IJRASET) RAAR Processor: The Digital Image Processor
RAAR Processor: The Digital Image Processor Raghumanohar Adusumilli 1, Mahesh.B.Neelagar 2 1 VLSI Design and Embedded Systems, Visvesvaraya Technological University, Belagavi Abstract Image processing
More informationFPGA BASED IMPLEMENTATION OF RATIO HISTOGRAM
FPGA BASED IMPLEMENTATION OF RATIO HISTOGRAM Ajit Ladgaonkar, P Balsundar, Vidyadhar Konde and Alex Noel Joseph Raj Post Graduate Department of Embedded Technology, VIT University, Vellore, Tamil Nadu,
More informationResume. Specialty: Clustering analysis, Image and Speech Processing, Data Mining
Cover Letter Experience for living and studying abroad with strong communication and writing skill in English Solid research background: NOKIA grant and CIMO grant were awarded, participated several international
More informationUsing Web-Based Computer Graphics to Teach Surgery
Using Web-Based Computer Graphics to Teach Surgery Ken Brodlie Nuha El-Khalili Ying Li School of Computer Studies University of Leeds Position Paper for GVE99, Coimbra, Portugal Surgical Training Surgical
More informationImplementation of Edge Detection Digital Image Algorithm on a FPGA
Implementation of Edge Detection Digital Image Algorithm on a FPGA Issam Bouganssa, Mohamed Sbihi and Mounia Zaim Laboratory of System Analysis, Information Processing and Integrated Management, High School
More informationAn Area Efficient Decomposed Approximate Multiplier for DCT Applications
An Area Efficient Decomposed Approximate Multiplier for DCT Applications K.Mohammed Rafi 1, M.P.Venkatesh 2 P.G. Student, Department of ECE, Shree Institute of Technical Education, Tirupati, India 1 Assistant
More informationLow Cost Labview Based Sensor Simulation
Low Cost Labview Based Sensor Simulation Aldase Job John 1, Prabhu K. R 2, Niyas A 3 PG Student [CA], SELECT, VIT University, Vellore, Tamil Nadu, India 1 Professor, SELECT, VIT University, Vellore, Tamil
More informationMOBY-DIC. Grant Agreement Number Model-based synthesis of digital electronic circuits for embedded control. Publishable summary
MOBY-DIC Grant Agreement Number 248858 Model-based synthesis of digital electronic circuits for embedded control Report version: 1 Due date: M24 (second periodic report) Period covered: December 1, 2010
More informationFPGA implementation of Induction Motor Vector Control using Xilinx System Generator
6th WSEAS International Conference on CIRCUITS, SYSTEMS, ELECTRONICS,CONTROL & SIGNAL PROCESSING, Cairo, Egypt, Dec 29-31, 2007 252 FPGA implementation of Induction Motor Vector Control using Xilinx System
More informationHardware Trigger Processor for the MDT System
University of Massachusetts Amherst E-mail: tcpaiva@cern.ch We are developing a low-latency hardware trigger processor for the Monitored Drift Tube system for the Muon Spectrometer of the ATLAS Experiment.
More informationUNLV ME 425/625 Robotics. Introduction and Course Philosophy
UNLV ME 425/625 Robotics Introduction and Course Philosophy Paul Oh: Background 5+ years industry before Drexel ME Professor since 2000 Advisor: ASME 10-years Advisor: 8+ SD teams 3 SD awards (COE, ASME,
More informationGregory Bock, Brittany Dhall, Ryan Hendrickson, & Jared Lamkin Project Advisors: Dr. Jing Wang & Dr. In Soo Ahn Department of Electrical and Computer
Gregory Bock, Brittany Dhall, Ryan Hendrickson, & Jared Lamkin Project Advisors: Dr. Jing Wang & Dr. In Soo Ahn Department of Electrical and Computer Engineering March 1 st, 2016 Outline 2 I. Introduction
More informationVLSI. at IIT Delhi Placements Placement Brochure. Department of Electrical Engineering. Department of Computer Science and Engineering
VLSI at IIT Delhi Placements 2009-10 http://web.iitd.ac.in/~ee/~iec/ http://web.iitd.ac.in/~vdtt/ Department of Electrical Engineering Department of Computer Science and Engineering Center for Applied
More informationIN recent years, the field of wireless technology has seen
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, MARCH 2017 1 Hardware-Software Codesign of Wireless Transceivers on Zynq Heterogeneous Systems Benjamin Drozdenko, Member, IEEE, Matthew Zimmermann, Tuan
More informationSchool of Engineering SUMMER CAMPS PROGRAMMING : STEP BY STEP ROBOTICS & BASICS OF PROGRAMMING. INTERNET OF THINGS IoT, SMARTPHONE APPLICATIONS
School of Engineering SUMMER CAMPS 20 18 PROGRAMMING : STEP BY STEP June 4 - July 24 ROBOTICS & BASICS OF PROGRAMMING INTERNET OF THINGS IoT, SMARTPHONE APPLICATIONS PROGRAMMING & BIOMEDICAL APPLICATIONS
More informationDesign of an electronic platform based on FPGA-DSP for motion control applications
Design of an electronic platform based on FPGA-DSP for motion control applications Carlos Torres-Hernandez, Juvenal Rodriguez-Resendiz, Universidad Autónoma de Querétaro Cerro de Las Campanas, s/n, Las
More informationDigitalFrequencySynthesisusingMultiPhaseNCOforDielectricCharacterizationofMaterialsonXilinxZynqFPGA
Global Journal of Researches in Engineering: F Electrical and Electronics Engineering Volume 14 Issue 7 Version 1.0 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals
More informationAn Image Processing Approach for Screening of Malaria
An Image Processing Approach for Screening of Malaria Nagaraj R. Shet 1 and Dr.Niranjana Sampathila 2 1 M.Tech Student, Department of Biomedical Engineering, Manipal Institute of Technology, Manipal University,
More informationImplementation of Gesture Recognition System for Home Automation using FPGA and ARM Controller
Implementation of Gesture Recognition System for Home Automation using FPGA and ARM Controller N. Naveenkumar 1, Dr. V. Padmaja 2, Ch. Nagadeepa 3 1 M.Tech, ECE Department VNRVJIET, Hyderabad, India 2
More informationReal Time Hot Spot Detection Using FPGA
Real Time Hot Spot Detection Using FPGA Sol Pedre, Andres Stoliar, and Patricia Borensztejn Departamento de Computación, Facultad de Ciencias Exactas y Naturales, Universidad de Buenos Aires {spedre,astoliar,patricia}@dc.uba.ar
More informationAdvances in Wireless Communications: Standard Compliant Models and Software Defined Radio By Daniel Garcίa and Neil MacEwen
Advances in Wireless Communications: Standard Compliant Models and Software Defined Radio By Daniel Garcίa and Neil MacEwen 2014 The MathWorks, Inc. 1 Advances in Wireless Communications Standard compliant
More informationYou Can Think Yourself Thin: Transform Your Shape With Hypnosis By Ursula James READ ONLINE
You Can Think Yourself Thin: Transform Your Shape With Hypnosis By Ursula James READ ONLINE If searched for a book You Can Think Yourself Thin: Transform Your Shape with Hypnosis by Ursula James in pdf
More informationAn Optimized Design for Parallel MAC based on Radix-4 MBA
An Optimized Design for Parallel MAC based on Radix-4 MBA R.M.N.M.Varaprasad, M.Satyanarayana Dept. of ECE, MVGR College of Engineering, Andhra Pradesh, India Abstract In this paper a novel architecture
More information5G Wireless Researcher Acces lab
5G Wireless Researcher Acces lab Country : France City : Paris-Saclay Ref :1700000HRO Nokia conducts research in a wide variety of topics, ranging from leading wireless and optical fiber technologies,
More informationReal-Time License Plate Localisation on FPGA
Real-Time License Plate Localisation on FPGA X. Zhai, F. Bensaali and S. Ramalingam School of Engineering & Technology University of Hertfordshire Hatfield, UK {x.zhai, f.bensaali, s.ramalingam}@herts.ac.uk
More informationImage Guided Robotic Assisted Surgical Training System using LabVIEW and CompactRIO
Image Guided Robotic Assisted Surgical Training System using LabVIEW and CompactRIO Weimin Huang 1, Tao Yang 1, Liang Jing Yang 2, Chee Kong Chui 2, Jimmy Liu 1, Jiayin Zhou 1, Jing Zhang 1, Yi Su 3, Stephen
More informationTHE DESIGN OF A PLC MODEM AND ITS IMPLEMENTATION USING FPGA CIRCUITS
Journal of ELECTRICAL ENGINEERING, VOL. 60, NO. 1, 2009, 43 47 THE DESIGN OF A PLC MODEM AND ITS IMPLEMENTATION USING FPGA CIRCUITS Rastislav Róka For the exploitation of PLC modems, it is necessary to
More informationChallenges & Chances
What is wrong with AAL? Challenges & Chances Dirk Elias, Director Center for Assistive i Information and Communication i Solutions Fraunhofer Portugal Research, FhP AICOS Back to Index Content Overview
More informationLab 8: Introduction to the e-puck Robot
Lab 8: Introduction to the e-puck Robot This laboratory requires the following equipment: C development tools (gcc, make, etc.) C30 programming tools for the e-puck robot The development tree which is
More information