IEEE CX4 Quantitative Analysis of Return-Loss

Similar documents
Aries Kapton CSP socket

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

Project. A circuit simulation project to transition you from lumped component-based circuit theory In Part 1 and Part 2, you built an LC network:

F i n i s a r. Product Specification C.wire 120 Gb/s Parallel Active Optical Cable FCBGD10CD1Cxx

Exercises for the Antenna Matching Course

VLSI is scaling faster than number of interface pins

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

LC VCO Design Procedure

Agilent E2695A SMA Probe Head for InfiniiMax 1130 Series Active Oscilloscope Probes. User s Guide

F i n i s a r. Product Specification Quadwire 40 Gb/s Parallel Active Optical Cable FCBG410QB1Cxx

Product Specification Quadwire FDR Parallel Active Optical Cable FCBN414QB1Cxx

CAUI-4 Chip Chip Spec Discussion

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

Probe Card Characterization in Time and Frequency Domain

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

Aries QFP microstrip socket

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014

CFORTH-X2-10GB-CX4 Specifications Rev. D00A

Sirindhorn International Institute of Technology Thammasat University

x-mgc Part Number: FCU-022M101

Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp.

For IEEE 802.3ck March, Intel

Application Note 5525

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

yellow highlighted text indicates refinement is needed turquoise highlighted text indicates where the text was original pulled from

Application Note 5044

Optimizing On Die Decap in a System at Early Stage of Design Cycle

PARAMETER CONDITIONS TYPICAL PERFORMANCE Operating Supply Voltage 3.1V to 3.5V Supply Current V CC = 3.3V, LO applied 152mA

SHF Communication Technologies AG

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

Logic Analyzer Probing Techniques for High-Speed Digital Systems

Ensuring Signal and Power Integrity for High-Speed Digital Systems

1000BASE-T1 EMC Test Specification for Common Mode Chokes

ENGR4300 Test 3A Fall 2002

DS 6000 Specifications

PI2EQXDP101-A. 1 to 1 DisplayPort ReDriver. Features

QSFP-40G-LR4-S-LEG. 40Gbase QSFP+ Transceiver

PCB Routing Guidelines for Signal Integrity and Power Integrity

SINCE the performance of personal computers (PCs) has

X2-10GB-LR-OC Transceiver, 1310nm, SC Connectors, 10km over Single-Mode Fiber.

A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface

Passive MMIC 30GHz Equalizer

Product Specification Quadwire 40 Gb/s Parallel Active Optical Cable FCCx410QD3Cyy

Taking the Mystery out of Signal Integrity

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

PROLABS XENPAK-10GB-SR-C

Link Budget Analysis for CX4 Ze ev Roth, Dimitry Taich

ECE 497 JS Lecture - 22 Timing & Signaling

QSFP SFP-QSFP-40G-LR4

AN-742 APPLICATION NOTE

Master Thesis. Mobile Phone Antenna Modelling. Umut Bulus. Supervised by Prof. Dr.-Ing. K. Solbach

DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation

PI2PCIE2422. PCI Express Gen II Compliant, 8-Differential Channel Switch with 8:4 Mux/DeMux Option. Features. Description. Truth Table.

QSFP SV-QSFP-40G-LR4L

High-speed Serial Interface

Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications

Engineering the Power Delivery Network

40G-QSFP-ER4-LEG. 40Gbase QSFP+ Transceiver

DATA SHEET: Transceivers

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

25Gb/s Ethernet Channel Design in Context:

10 GIGABIT ETHERNET CONSORTIUM

AltiumLive 2017: Component selection for EMC

BTI-10GLR-XN-AS. 10GBASE-LR XENPAK Transceiver,1310nm, SC Connectors, 10km over Single-Mode Fiber. For More Information: DATA SHEET

ECEN720: High-Speed Links Circuits and Systems Spring 2017

Ethernet 100BASE-TX Test Report. Table of Contents

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

A Serial Link Transceiver Based on 8 GSa/s A/D and D/A Converters

Improving CDM Measurements With Frequency Domain Specifications

Where Did My Signal Go?

PI3PCIE V, PCI Express Lane, (4-Channel), Differential Mux/Demux with Bypass. Features. Description. Truth Table

A Serial Link Transceiver Based on 8 GSa/s A/D and D/A Converters

The Series RLC Circuit and Resonance

Design of Duplexers for Microwave Communication Systems Using Open-loop Square Microstrip Resonators

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

Electrical Characteristics Analysis and Comparison between Through Silicon Via(TSV) and Through Glass Via(TGV)

Features. Applications

10 Mb/s Single Twisted Pair Ethernet PHY Coupling Network Steffen Graber Pepperl+Fuchs

The data rates of today s highspeed

TABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

DESIGN CONSIDERATIONS AND PERFORMANCE REQUIREMENTS FOR HIGH SPEED DRIVER AMPLIFIERS. Nils Nazoa, Consultant Engineer LA Techniques Ltd

Demystifying Vias in High-Speed PCB Design

High Speed Characterization Report

QSFP. Parameter Symbol Min Max Unit Notes. Relative Humidity (non-condensation) RH 0 85 %

High Speed Characterization Report

13607CP 13 GHz Latched Comparator Data Sheet

Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths

RF applications of PIN diodes

Differential-Mode Emissions

PRELIMINARY PRELIMINARY

PI2DBS GHz, Differential Broadband Signal Switch, 2-Differential Channel, 2:1 Mux/DeMux Switch

PART MAX4144ESD MAX4146ESD. Typical Application Circuit. R t IN- IN+ TWISTED-PAIR-TO-COAX CABLE CONVERTER

Keywords: rf, rfic, wireless, cellular, cdma, if, oscillator, rfics, IF frequencies, VCO, rf ic

Decoupling Technique for Reducing Sensitivity of Differential Pairs to Power-Supply-Induced Jitter

SHF Communication Technologies AG

Product Specification 10Gb/s Laserwire Serial Data Link Active Cable FCBP110LD1Lxx

10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs

Transcription:

IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003

Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures Define guideline for package requirements to meet specifications Consider bondwire and trace inductance Impact on Performance How does return loss effect margin What is minimum short-channel

Example Differential RX Termination IC Implementation Single-Ended Lumped Model V COM V in V out to RX + to RX - 50Ω 50Ω C = pf ~ 50Ω RX Data Lumped capacitance of Pad, ESD structure and input devices

S-Parameters for Capacitive Termination S-parameters Single-Ended Lumped Model S = s + s s V in C = pf V out Where, = RC S ( s) = TX ( s) RX S = s + s Reflection Coefficient / Return-Loss is high-pass function with unity-gain at high frequencies

Reflection Coefficient for DC Mismatch Reflection Coefficient Reflection Coefficient vs. Frequency Γ = where, Γ 0 = R R L L Γ 0 + R + R s = s ( R ) L R C Reflection Coefficient (db) = 75W = 0. CX4 Template = 33W = -0. Frequency (GHz) = 50W = 0 Reflection Coefficient (Return-Loss) is a high-pass function with unity-gain at high frequencies and DC gain determined by mismatch in

Reflections in Time Domain Impulse Response [ + Γ ] t 0 h( t) = δ ( t) + e u( t) Step Response step ( t) = Γ0 0 t t [ + Γ ] e u( ) Amplitude (V) Step Response (TDR) = 50W = 0 = 75W = 0. = 33W = -0. Time (ps)

Reflections in Time Domain: Pulse Response Amplitude (V) = 33W = -0. Amplitude (V) = 50W = 0 Unit Interval (30ps) Amplitude (V) = 75W = 0. C = pf ~ 50Ω Unit Interval (30ps)

Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures Define guideline for package requirements to meet specifications Consider bondwires and trace inductance Impact on Performance How does return loss effect margin What is minimum short-channel

RX with Bondwire & Trace Inductance IC Implementation Single-Ended Lumped Model to RX + to RX - 50Ω 50Ω V COM V in V out L = 5nH C = pf ~ 50Ω RX Data Lumped inductance of package trace and bondwire

S-Parameters: Bondwire & Trace Inductance S-Parameters: Bondwire & Trace Inductance S-Parameters: Bondwire & Trace Inductance L = 5nH C = pf + + + + + + = LC s R L RC s LC s R L RC s LC s R L RC s S [ ] [ ] ) ( s s s s s RX + + + + = S RC R L = = Where, Reflection Coefficient / Return-Loss is high-pass function with unity-gain at high frequencies

Reflection Coefficient with DC Mismatch Γ RX ( s) = Γ 0 + + s [ ( ) ( )] ( ) Γ0 + Γ0 + s + Γ0 [ ( ) ( )] ( ) s Γ 0 + + Γ 0 + s + Γ 0 where, Γ 0 = R R L L L = R RC = R + R L = 5nH C = pf ~ 50Ω

Reflection Coefficient for pf & 5nH Termination Network Reflection Coefficient vs. Frequency L = 5nH C = pf ~ 50Ω Reflection Coefficient (db) = 33W = -0. CX4 Template = 50W = 0 = 75W = 0. Frequency (GHz) Return-Loss violates template for pf and 5nH for wide range of values for RL

Reflection Coefficient for 0.75pF & 3nH Termination Network L = 3nH C = 0.75pF ~ 50Ω Reflection Coefficient (db) Reflection Coefficient vs. Frequency = 33W = -0. CX4 Template = 50W = 0 = 75W = 0. Frequency (GHz) Return-Loss meets template for 0.75pF and 3nH for wide range of values for RL. Notice resonant null for 75Ω load. Spec is achievable, but care must be taken in package

Reflections in Time Domain Termination Network Step Response (TDR) L = 3nH C = 0.75pF ~ 50Ω Amplitude (V) = 50W = 0 = 75W = 0. = 33W = -0. Step response shows open circuit at high-frequency due to inductor and some ringing due to nd-order dynamics Time (ps)

Reflections in Time Domain: Pulse Response Amplitude (V) = 33W = -0. Amplitude (V) = 50W = 0 Unit Interval (30ps) L = 3nH Amplitude (V) C = 0.75pF ~ 50Ω = 75W = 0. Unit Interval (30ps)

Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures Define guideline for package requirements to meet specifications Consider bondwires and trace inductance Impact on Performance How does return loss effect margin What is minimum short-channel

Definition of Terms: Frequency Domain S CH (s) Reflection at TX-end of Channel with 50-Ohm line S CH (s) Reverse transmission on channel with 50-ohm source and load S CH (s) Reflection at TX-end of Channel with 50-Ohm line TX RX RX TX TX S CH (s) RX S (s) Reflection at TX with 50-Ohm line Forward transmission on channel with 50-ohm source and load S (s) Reflection at RX with 50-Ohm line

Channel S-Parameters: 3m InfiniBand Cable Amplitude (db) S S Amplitude (db) S S Frequency (GHz) Frequency (GHz)

Definition of Terms: Time Domain h CH Reflection at TX-end of Channel with 50-Ohm line h CH Reverse transmission on channel with 50-ohm source and load h CH Reflection at TX-end of Channel with 50-Ohm line TX RX RX TX TX h CH RX h Reflection at TX with 50-Ohm line Forward transmission on channel with 50-ohm source and load h Reflection at RX with 50-Ohm line

Reflections in Time Domain: Pulse Response P P Amplitude (V) Amplitude (V) P P Unit Interval (30ps) Unit Interval (30ps)

First-Order Reflection Analysis: Path h CH Reflection at TX-end of Channel with 50-Ohm line Path : h CH *h *h CH Path : h CH *h *h CH TX RX RX TX TX h CH RX h Reflection at TX with 50-Ohm line Forward transmission on channel with 50-ohm source and load

First-Order Reflection Analysis: Path Path : h CH *h *h CH Path : h CH *h *h CH h CH Reflection at TX-end of Channel with 50-Ohm line TX RX RX TX TX h CH RX Forward transmission on channel with 50-ohm source and load h Reflection at RX with 50-Ohm line

First-Order Reflection Analysis: Path 3 h CH Reverse transmission on channel with 50-ohm source and load TX RX RX TX TX h CH RX h Reflection at TX with 50-Ohm line Forward transmission on channel with 50-ohm source and load Path 3: h CH *h *h CH * h * h CH Path 3: h CH *h *h CH * h * h CH h Reflection at RX with 50-Ohm line

First-Order Reflection Performance: 0m TX RX RX TX TX RX Margin @ BER 0-7 Blue: Signal, & Jitter Perfect Termination: 000.0-mV RL = 33Ω: 48.0-mV RL = 50Ω 35.7-mV RL = 75Ω 39.0-mV Yellow: Reflections

First-Order Reflection Performance: m TX RX RX TX TX RX Margin @ BER 0-7 Perfect Termination: RL = 33Ω: RL = 50Ω RL = 75Ω 545.0-mV 3.0-mV 43.9-mV 468.0-mV Blue: Signal, & Jitter Yellow: Reflections

First-Order Reflection Performance: 5m TX RX RX TX TX RX Margin @ BER 0-7 Perfect Termination: RL = 33Ω: RL = 50Ω RL = 75Ω 87.0-mV 44.7-mV 68.-mV 79.6-mV Blue: Signal, & Jitter Yellow: Reflections

Return Loss Conclusions Return-Loss specs can be achieved with standard packages and ESD structures DC matching is not critical Signal has no DC content 4-dB or 50% DC deviation can be easily tolerated Resonant nulls could improve return-loss but can not be controlled accurately in production Long channel margin degrades approximately 30-mV due to reflections Short channel margins are acceptable with 0m channel In practice the package and board trace will provide filtering for 0m channel and reflections will be much less severe (similar to m channel case)

END