13607CP 13 GHz Latched Comparator Data Sheet
|
|
- Hilary Crawford
- 5 years ago
- Views:
Transcription
1 13607CP 13 GHz Latched Comparator Data Sheet Applications Broadband test and measurement equipment High speed line receivers and signal regeneration Oscilloscope and logic analyzer front ends Threshold and/or peak detectors Window comparators High speed triggers Mono-bit receivers Digital Phase and Frequency Detection Features Supports clock rates up to 13 GHz Hysteresis <5 mv Propagation delay (Clk-to-Q): 65 ps typ. Output amplitude 1.2 Vpp differential Low power consumption: 550 mw typ. Supports single-ended and differential operation Fast rise and fall times: 15 ps typ. Single +3.3 V power supply Deterministic Jitter: 2.0 ps p-p typ. Available in plastic QFN package Random Jitter 60 fs RMS typ. Evaluation board available Description The 13607CP is an exceptionally fast latched voltage comparator with very low thermal hysteresis that operates with clock rates from DC to 13 GHz. The part is nominally positive-edge triggered; however, by reversing the positive and negative clock connections, a negative-edge triggered application can be accommodated. All differential analog inputs and differential clock inputs are DC coupled on-chip and terminated with resistors to V CC. The differential data outputs should be terminated off chip with 50 Ω resistors to V CC. The 13607CP operates from a single +3.3 V power supply and is available in a 3 X 3 mm, plastic, QFN package. The packaged part is also available on an evaluation board with SMA connectors. For customers requiring a comparator that operates from a -3.3 V power supply Inphi offers the 13606CP. Block Diagram VCC IN+ IN- In Out 25706CP 13607CP Latch Clk In OUTp OUTn CLKINp CLKINn GND CP_DS_Ver1.0 Inphi Proprietary Page 1 of 11
2 Absolute Maximum Ratings Stresses beyond those listed here may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the Operating Conditions and Electrical Specifications of this datasheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Parameter Symbol Conditions Min Max Unit Power Supply Voltage V CC 10 sec. stress time V Analog and Clock Input Signals IN+, IN-, CLKIN 10 sec. stress time V CC 4.0 V CC +1.0 V Output Signals DOUT 10 sec. stress time V CC 3.0 V CC +1.0 V Junction Temperature Die T J C Case Temperature Package Paddle T C C Shipping/Storage Temperature T STORE C Humidity RH % V CC, GND > V ESD protection (HBM) 1 Notes: 1 As per JESD22-A114-B. V ESD Outputs > V Clock & analog inputs > V Operating Conditions Important Note: Unused I/O should be terminated with 50 Ω to V CC for all specifications to be met. Parameter Symbol Conditions Min Typ Max Unit Power Supply Voltage V CC ± 5% Tolerance V Power Supply Current I CC ma On-Chip Power Dissipation P D mw Operating Temperature (Junction) Die T J C Operating Temperature (Case) Package T C Bottom of Paddle C Thermal Resistance junction to paddle R JC (θ JC ) Bottom of paddle C/W CP_DS_Ver1.0 Inphi Proprietary Page 2 of 11
3 DC Electrical Specifications! WARNING To prevent damage to the part: DC power must be turned off prior to connecting or disconnecting any cables. Electrical specifications guaranteed when the part is operated within the specified operating conditions Parameter Symbol Conditions Min Typ Max Unit Analog Input Specification Input High Level V IH V CC referenced V CC V CC +0.3 V Input Low Level V IL V CC referenced V CC V CC V Input Amplitude 1 VIN pp Differential peak-to-peak Single ended peak-to-peak Input Offset Voltage 2 V OS --- ±1.5 ±6.0 mv mvpp V OS Temperature Coefficient ΔV OS /ΔT μv/ C DC Input Resistance R IN Input to V CC Ω Hysteresis (DC) Clock Input Specification Measured with DC input and 100 MHz clock mv Input High Level V IH V CC referenced V CC V CC +0.5 V Input Low Level V IL V CC referenced V CC V CC V Input Amplitude 1,3 (Important: See note #3) VCLK pp Differential peak-to-peak Single ended peak-to-peak DC Input Resistance R CLKIN Input to V CC Ω Data Output Specification 4 mvpp Data Output Amplitude D OUT Differential peak-to-peak mvpp Output High Voltage V OH DC coupled, V CC referenced V CC -85 V CC -55 V CC mv Output Common Mode V OCM DC coupled, V CC referenced V CC -425 V CC -360 V CC -300 Output Eye Cross V OEC Single-ended measurement % DC Output Resistance R OUT Output to V CC Ω Notes: 1 Analog and clock input amplitudes <300 mvpp may cause part to fail the following AC electrical specifications: Clock Phase Margin, Deterministic Jitter, Random Jitter, Clock to Data Output Delay. 2 Typical refers to variance or 1-sigma value. Expectation value is 0 mv. 3 For optimum performance in the frequency range of 10.5 GHz to 12.5 GHz, the clock input amplitude should be reduced. Decision accuracy may be degraded and the output data eye may be distorted for clock amplitudes greater than 300 mvpp (single-ended) or 600 mvpp (differential). It is left to the customer to determine the best amplitude for optimum system operation. 4 Outputs are CML and, when direct coupled, must be DC terminated with 50 Ω to V CC. When AC-coupled, no external DC termination is required. Furthermore, the output high and common mode levels are not applicable. mv CP_DS_Ver1.0 Inphi Proprietary Page 3 of 11
4 AC Electrical Specifications! WARNING To prevent damage to the part: DC power must be turned off prior to connecting or disconnecting any cables. Electrical specifications guaranteed when the part is operated within the specified operating conditions Analog Input Specification Parameter Symbol Conditions Min Typ Max Unit Input Analog Bandwidth BW IN 400 mvpp single-ended sine wave GHz Input Return Loss 1 RL IN 0 to 13 GHz db Thermal Hysteresis 2 Clock Input Specification V THYS Soak time = 0.01 μs Soak time = 1 μs Soak time = 100 μs Maximum Clock Frequency f MAX GHz Minimum Clock Slew Rate 3 S MIN At CLKIN zero crossing V/ns Clock Input Return Loss 4 RL CLK 0 to 13 GHz db Clock Phase Margin CPM at 12.5 GHz deg Data Output Specification Output Rise/Fall Time t r /t f 20 80% ps Output Return Loss 5 RL OUT 0 to 11 GHz db 11 to 13 GHz db Added Deterministic Jitter 6,7 J D Peak-to-peak ps Random Jitter 6,7 J R RMS at 10 GHz fs Clock to Data Output Delay 6 t Q QFN Package ps Notes: 1 The Analog inputs are designed to be a broadband impedance match to 50 Ω and are DC terminated, on chip, with a 63 Ω resistor to V CC. Refer to the 13607CP application note and the HSL IO AN application note for various I/O interconnection and termination methods. 2 See Hysteresis Specification section. 3 Minimum Clock Slew Rate specification ensures sufficiently fast clock edge rates on sine wave clock signals to maintain given specifications. This device will operate with lower slew rates, though some performance specifications may be degraded. 4 The Clock inputs are designed to be a broadband impedance match to 50 Ω and are DC terminated with a 70 Ω resistor to V CC. Refer to the 13607CP application note and the HSL IO AN application note for various I/O interconnection and termination methods. 5 The data outputs are designed to be a broadband impedance match to 50 Ω and are DC back-terminated with a 62 Ω resistor to V CC. Refer to the 13607CP application note and the HSL IO AN application note for various I/O interconnection and termination methods. 6 Valid when clock to data phase is near center of CPM window. t Q specifications are not fully characterized. 7 It should be noted that the random and deterministic jitter of Inphi's high-speed logic parts are "in the noise" of standard oscilloscope measurement technique. The deterministic jitter (J D ) specified above is the measured peak-to-peak total jitter, using a PRBS data pattern, less the measured source peak-to-peak total jitter. The random jitter (J R ) is based on phase noise measurements. mv CP_DS_Ver1.0 Inphi Proprietary Page 4 of 11
5 Timing Diagram Input and Output Equivalent Circuits CP_DS_Ver1.0 Inphi Proprietary Page 5 of 11
6 Typical DC Operating Characteristics Output Amplitude (OutP, single-ended) vs. Supply with Temperature as parameter VOUTp VOH vs. Supply with Temperature as parameter OutP Amplitude (V) VOUTp VOH (mv) Figure 1. Output amplitude (Vpp) vs. V CC and temperature. Source is 12.5 Gbps PRBS pattern. VOUTp Common Mode Voltage (mv) VOUTp Common Mode Voltage vs. Supply with Temperature as parameter -376 Figure 3. Output common mode voltage (below V CC ) vs. V CC and temperature, 12.5 Gbps PRBS pattern. -64 Figure 2. Output high voltage level (below V CC ) vs. V CC and temperature. Source is 12.5 Gbps PRBS pattern. Eye Crossing (OutP) (%) Eye Crossing (OutP) vs. Supply with Temperature as parameter 40.0 Figure 4. Output data eye crossing vs. V CC and temperature. Source is 12.5 Gbps PRBS pattern. Power Dissipation (W) Power Dissipation vs. Supply with Temperature as parameter Figure 5. Power dissipation (W) vs. V CC and temperature CP_DS_Ver1.0 Inphi Proprietary Page 6 of 11
7 Typical AC Operating Characteristics Gain vs. Frequency of CP in QFN 5.0 Gain (db) Nominal Pin -4 dbm Figure 6. Output data eye. Source is 12.5 Gbps PRBS pattern Freq (GHz) Figure 7. 3 db Bandwidth. Source is sine wave with Pin = -4 dbm (~400 mvpp) single-ended. Peak-to-Peak Jitter (ps) Peak-to-Peak Jitter (OutP, 2^7-1 patt.) vs. Supply with Temperature as parameter 1.0 Figure 8. Output peak-to-peak jitter vs. V CC and temperature. Measurement includes total peak-topeak jitter of source and test equipment. Random Jitter (RMS in fs) Random Jitter (outp) vs. Supply with Temp. as parameter 185 Figure 9. Output random jitter vs. V CC and temperature. Measurement includes random jitter of source and test equipment. Rise Time (OutP) (ps) Rise Time (OutP) vs. Supply with Temperature as parameter 14.0 Figure 10. Output rise time (ps) vs. V CC and temperature. Source is 12.5 Gbps PRBS pattern. Phase Margin (degrees) Phase Margin vs. Supply with Temperature as parameter 310 Figure 11. Analog input to clock input phase margin (degrees) vs. V CC and temperature. Source is 12.5 Gbps PRBS pattern CP_DS_Ver1.0 Inphi Proprietary Page 7 of 11
8 Typical Hysteresis Characteristics Delta Vout (V) Delta V OUT versus Delta V IN C C C 85 C Delta Vin (mv) Figure 12. Typical analog input (IN+) DC hysteresis on the 13606CP. For this measurement, the offset voltage was calculated from the swept data by taking the average of the threshold for the positive and negative sweep. The difference between the thresholds is the hysteresis. Hysteresis versus Soak Time Data Hysteresis (mv) (μs) (Mbps) Data Soak Figure 13. Analog input (IN+) thermal hysteresis on the 13606CP is shown as a function of input soak time in μs (and equivalent data rate in Mb/s). Input used was a 1010 square wave pattern at varying data rates. Clock frequency set to 1 GHz CP_DS_Ver1.0 Inphi Proprietary Page 8 of 11
9 S-Parameter Characteristics CP S11 of IN+ on Three Devices -10 S11 (db) SN1 IN+ SN3 IN+ SN5 IN+ IN+/- Spec Frequency (GHz) Figure 14. Input Return Loss under typical V CC and temperature conditions CP S11 of CLKINp on Three Devices -10 S11 (db) SN1 CLKINp SN3 CLKINp SN5 CLKINp CLKINp/n Spec Frequency (GHz) Figure 15. CLKINp/n Input Return Loss under typical V CC and temperature conditions CP S22 of Three Devices -10 db SN1 DOUTn Low SN3 DOUTn Low SN5 DOUTn Low SN1 DOUTp High SN3 DOUTp High SN5 DOUTp High ORL Spec GHz Figure 16. Output Return Loss under typical V CC and temperature conditions CP_DS_Ver1.0 Inphi Proprietary Page 9 of 11
10 QFN Package Outline Drawing and Pin Assignment Name Pin Description Function IN- 2 Inverting analog input. Internally terminated 65 Ω to V CC. Input IN+ 3 CLKINp 6 CLKINn 7 DOUTp 11 DOUTn 10 GND 1, 4, 5, 8, 9, 12, 14, Paddle Non-inverting analog input. Internally terminated 65 Ω to V CC. Non-inverting clock input. Analog input is latched on the rising edge of this input signal. Internally terminated 50 Ω to V CC. Inverting clock input. Analog input is latched on the falling edge of this input signal. Internally terminated 50 Ω to V CC. Non-inverting data output. Back terminated 60 Ω to V CC. Terminate to 50 Ω to V CC (see note below). Inverting data output. Back terminated 60 Ω to V CC. Terminate to 50 Ω to V CC (see note below). Ground Input Input Input Output Output Supply V CC 13, 15, 16 Power Supply: Connect to +3.3 V Supply Note: for additional information on interconnecting and terminating these I/O see the product application note or the general HSL IO AN application note CP_DS_Ver1.0 Inphi Proprietary Page 10 of 11
11 Order Information Part No CP-S01QFN 13607CP-S01QFN-EVB Description 13 GHz Latched Comparator (+3.3 V Supply) in QFN Package 13 GHz Latched Comparator (+3.3 V Supply) in QFN Package on an Evaluation Board with SMA Connectors Contact Information Inphi Corporation 2393 Townsgate Road, Suite 101 Westlake Village, CA Phone: (805) Fax: (805) products@inphi-corp.com Visit us on the Internet at: For each customer application, customer s technical experts must validate all parameters. Inphi Corporation reserves the right to change product specifications contained herein without prior notice. No liability is assumed as a result of the use or application of this product. No circuit patent licenses are implied. Contact Inphi Corporation s marketing department for the latest information regarding this product. Qualification Notification The 13607CP is fully qualified. Please contact Inphi for the qualification report. Inphi Corporation will honor the full warranty as outlined in Section 5 of Inphi s Standard Customer Purchase Order Terms and Conditions. Version Updates: Version 1.0 (dated ): Initial Release CP_DS_Ver1.0 Inphi Proprietary Page 11 of 11
13700DF 13 Gbps D Flip-Flop Data Sheet
13700DF 13 Gbps D Flip-Flop Data Sheet Applications High-speed (up to 13 GHz) digital logic High-speed (up to 13 Gbps) serial data transmission systems Broadband test and measurement equipment Features
More information1385DX 12.5 Gbps 1:8 Demultiplexer with Latched Comparator Input Data Sheet
1385DX 12.5 Gbps 1:8 Demultiplexer with Latched Comparator Input Data Sheet Applications Broadband test and measurement Automatic Test Equipment (ATE) Military/Aerospace Instrumentation Broadband Digital
More informationv Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE & POSITIVE SUPPLY Features
Typical Applications Features The HMC747LC3C is ideal for: RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 14 Gbps Digital Logic Systems up to 14 GHz Functional Diagram
More informationDual-Rate Fibre Channel Limiting Amplifier
19-375; Rev 1; 7/3 Dual-Rate Fibre Channel Limiting Amplifier General Description The dual-rate Fibre Channel limiting amplifier is optimized for use in dual-rate.15gbps/1.65gbps Fibre Channel optical
More informationHMC853LC3. High Speed Logic - SMT. 28 Gbps, D-TYPE FLIP-FLOP. Typical Applications. Features. Functional Diagram. General Description
Typical Applications Features The is ideal for: RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 28 Gbps Digital Logic Systems up to 28 GHz Functional Diagram Differential
More informationLVDS/Anything-to-LVPECL/LVDS Dual Translator
19-2809; Rev 1; 10/09 LVDS/Anything-to-LVPECL/LVDS Dual Translator General Description The is a fully differential, high-speed, LVDS/anything-to-LVPECL/LVDS dual translator designed for signal rates up
More informationFeatures. Applications. Markets
3.2Gbps Precision, 1:2 LVPECL Fanout Buffer with Internal Termination and Fail Safe Input General Description The is a 2.5/3.3V, high-speed, fully differential 1:2 LVPECL fanout buffer optimized to provide
More informationSY89854U. General Description. Features. Typical Applications. Applications
Precision Low Power 1:4 LVPECL Fanout Buffer/Translator with Internal Termination General Description The is a 2.5V/3.3V precision, highspeed, fully differential 1:4 LVPECL fanout buffer. Optimized to
More informationULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 CML FANOUT BUFFER
, IIIIInc. ULTRA PRECISION 8:1 MUX WITH TERNAL TERMATION AND 1:2 CML FANOUT BUFFER Precision Edge Precision Edge FEATURES Selects between 1 of 8 inputs, and provides two precision, low skew CML output
More informationTEL: FAX: Electrical Specifications, (continued) Parameter Conditions Min. Typ. Max Units Output Low Voltage 2 V Output Rise /
TEL:055-83396822 FAX:055-8336182 Typical Applications Features The is ideal for: RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 13 Gbps Digital Logic Systems up to 13 GHz
More informationOBSOLETE HMC706LC3C HIGH SPEED LOGIC - SMT. 13 Gbps, NRZ-to-RZ CONVERTER +3.3V SUPPLY. Features. Typical Applications. Functional Diagram
Typical Applications Features The is ideal for: NRZ-to-RZ data type conversion SONET OC-192 applications and equipment Mach-Zehnder optical modulator drivers Broadband test & measurement Functional Diagram
More informationDual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
19-2079; Rev 2; 4/09 Dual 1:5 Differential LPECL/LECL/HSTL General Description The are low skew, dual 1-to-5 differential drivers designed for clock and data distribution. These devices accept two inputs.
More informationFeatures. Applications. Markets
3.2Gbps Precision, LVDS 2:1 MUX with Internal Termination and Fail Safe Input General Description The is a 2.5V, high-speed, fully differential LVDS 2:1 MUX capable of processing clocks up to 2.5GHz and
More informationSY58608U. General Description. Features. Functional Block Diagram
3.2Gbps Precision, 1:2 LVDS Fanout Buffer with Internal Termination and Fail Safe Input General Description The is a 2.5V, high-speed, fully differential 1:2 LVDS fanout buffer optimized to provide two
More informationFeatures. Applications. Markets
3.3V, 3.2Gbps PECL Limiting Post Amplifier with Wide Signal-Detect Range General Description The low-power limiting post amplifiers are designed for use in fiber-optic receivers. These devices connect
More informationHMC723LP3E HIGH SPEED LOGIC - SMT. 13 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications.
Typical Applications Features The HMC72LPE is ideal for: RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 1 Gbps Digital Logic Systems up to 1 GHz Functional Diagram Supports
More informationHMC721LP3E v Gbps, FAST RISE TIME XOR / XNOR GATE w/ PROGRAMMABLE OUTPUT VOLTAGE
Typical Applications Features The HMC721LPE is ideal for: 16 G Fiber Channel RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 14 Gbps Digital Logic Systems up to 14 GHz Functional
More informationFeatures. Applications. Markets
3.2Gbps Precision, LVPECL Buffer with Internal Termination and Fail Safe Input General Description The is a 2.5/3.3V, high-speed, fully differential LVPECL buffer optimized to provide only 108fs RMS phase
More informationSY84403BL. General Description. Features. Applications. Typical Performance. Markets
Ultra Small 3.3V 4.25Gbps CML Low-Power Limiting Post Amplifier with TTL LOS General Description The is the industry s smallest limiting post amplifier ideal for compact copper and fiber optic module applications.
More informationECL/PECL Dual Differential 2:1 Multiplexer
19-2484; Rev 0; 7/02 ECL/PECL Dual Differential 2:1 Multiplexer General Description The fully differential dual 2:1 multiplexer (mux) features extremely low propagation delay (560ps max) and output-to-output
More information1Gsps Dual-Stage Differential Track-and-Hold TH721
1Gsps Dual-Stage Differential Track-and-Hold TH721 PRODUCT DESCRIPTION TH721 is a dual-stage differential Track-and-Hold amplifier with independent clock inputs. TH721 is able to sample 1 GHz signal with
More informationMAX9177EUB -40 C to +85 C 10 µmax IN0+ INO- GND. Maxim Integrated Products 1
19-2757; Rev 0; 1/03 670MHz LVDS-to-LVDS and General Description The are 670MHz, low-jitter, lowskew 2:1 multiplexers ideal for protection switching, loopback, and clock distribution. The devices feature
More informationHMC850LC3. High Speed Logic - SMT. Features. Typical Applications. Functional Diagram. General Description
Typical Applications Features High Speed Logic - SMT The is ideal for: RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 28 Gbps Clock Buffering up to 20 GHz Functional Diagram
More informationHMC940LC4B. 13 Gbps, 1:4 FANOUT BUFFER w/ PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications. Features. Functional Diagram. General Description
Typical Applications Features The is ideal for: RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 13 Gbps Clock Buffering up to 13 GHz Functional Diagram Inputs Terminated
More informationHMC749LC3C HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description
Typical Applications Features The HMC749LC3C is ideal for: Serial Data Transmission up to 26 Gbps High Speed Frequency Divider (up to 26 GHz) Broadband Test & Measurement RF ATE Applications Functional
More informationOBSOLETE. Ultrahigh Speed Window Comparator with Latch AD1317
a FEATURES Full Window Comparator 2.0 pf max Input Capacitance 9 V max Differential Input Voltage 2.5 ns Propagation Delays Low Dispersion Low Input Bias Current Independent Latch Function Input Inhibit
More informationHMC729LC3C HIGH SPEED LOGIC - SMT. 26 GHz, T-FLIP-FLOP w/ RESET. Typical Applications. Features. Functional Diagram. General Description
Typical Applications The is ideal for: Serial Data Transmission up to 26 Gbps High Speed Frequency Divider (up to 26 GHz) Broadband Test & Measurement RF ATE Applications Functional Diagram Features Supports
More informationSY55859L. General Description. Features. Applications. 3.3V, 3.2Gbps Dual 2X2 Crosspoint Switch
3.3V, 3.2Gbps Dual 2X2 Crosspoint Switch General Description The is a dual CML 2x2 crosspoint switch optimized for high-speed data and/or clock applications (up to 3.2Gbps or 2.7GHz) where low jitter and
More informationHMC744LC3 HIGH SPEED DIGITAL LOGIC - SMT. Typical Applications. Features. General Description. Functional Diagram
Typical Applications Features The HMC744LC3 is ideal for: RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 14 Gbps Clock Buffering up to 14 GHz Functional Diagram Inputs
More informationHMC728LC3C HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description
Typical Applications Features The HMC728LC3C is ideal for: 2:1 Multiplexer up to 14 Gbps RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 14 Gbps Redundant Path Switching
More informationFeatures. Applications
Ultra-Precision CML Data and Clock Synchronizer with Internal Input and Output Termination Precision Edge General Description The is an ultra-fast, precision, low jitter datato-clock resynchronizer with
More informationPART. Maxim Integrated Products 1
19-1999; Rev 4; 7/04 3.2Gbps Adaptive Equalizer General Description The is a +3.3V adaptive cable equalizer designed for coaxial and twin-axial cable point-to-point communications applications. The equalizer
More informationSY89540U. General Description. Features. Typical Performance. Applications. Precision Low Jitter 4x4 LVDS Crosspoint Switch with Internal Termination
Precision Low Jitter 4x4 LVDS Crosspoint Switch with Internal Termination General Description The is a low-jitter, low skew, high-speed 4x4 crosspoint switch optimized for precision telecom and enterprise
More informationFeatures. Applications. Markets
4.25Gbps Precision, 1:2 CML Fanout Buffer with Internal Termination and Fail Safe Input General Description The is a 2.5/3.3V, high-speed, fully differential 1:2 CML fanout buffer optimized to provide
More informationFeatures. For price, delivery and to place orders: Hittite Microwave Corporation, 20 Alpha Road, Chelmsford, MA 01824
Typical Applications Features The HMC749LCC is ideal for: Serial Data Transmission up to 26 Gbps High Speed Frequency Divider (up to 26 GHz) Broadband Test & Measurement RF ATE Applications Functional
More informationULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION
ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION Precision Edge FEATURES Provides crosspoint switching between any input pair to any output pair Ultra-low jitter design: 67fs RMS phase jitter
More informationSingle LVDS/Anything-to-LVPECL Translator
9-2808; Rev 0; 4/03 Single LVDS/Anything-to-LVPECL Translator General Description The is a fully differential, high-speed, anything-to-lvpecl translator designed for signal rates up to 2GHz. The s extremely
More informationULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION
ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION Precision Edge FEATURES Provides crosspoint switching between any input pair to any output pair Guaranteed AC performance over temperature and
More informationCLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1
19-2575; Rev 0; 10/02 One-to-Four LVCMOS-to-LVPECL General Description The low-skew, low-jitter, clock and data driver distributes one of two single-ended LVCMOS inputs to four differential LVPECL outputs.
More informationFeatures. Parameter Conditions Min. Typ. Max Units
Typical Applications Features The is ideal for: SONET OC 192 Broadband Test & Measurement Serial Data Transmission up to 28 Gbps Mux modes: 4:1 @ 28 Gbps NRZ, 2:1 @ 14 Gbps RZ and NRZ FPGA Interfacing
More informationFeatures. Applications
Ultra-Precision, 8:1 MUX with Internal Termination and 1:2 LVPECL Fanout Buffer Precision Edge General Description The is a low-jitter, low-skew, high-speed 8:1 multiplexer with a 1:2 differential fanout
More informationNE/SA5234 Matched quad high-performance low-voltage operational amplifier
INTEGRATED CIRCUITS Supersedes data of 2001 Aug 03 File under Integrated Circuits, IC11 Handbook 2002 Feb 22 DESCRIPTION The is a matched, low voltage, high performance quad operational amplifier. Among
More informationSY89838U. General Description. Features. Applications. Markets. Precision 1:8 LVDS Clock Fanout Buffer with 2:1 Runt Pulse Eliminator Input MUX
Precision 1:8 LVDS Clock Fanout Buffer with 2:1 Runt Pulse Eliminator Input MUX General Description The is a low jitter, low skew, high-speed 1:8 fanout buffer with a unique, 2:1 differential input multiplexer
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK Typical Applications The is ideal
More informationSY88953L. 3.3V 10.7Gbps CML LIMITING POST AMPLIFIER W/ TTL SD AND /SD SY88953L DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATIONS CIRCUIT
3.3V 10.7Gbps CML LIMITING POST AMPLIFIER W/ TTL SD AND /SD FEATURES DESCRIPTION Single 3.3V power supply Up to 10.7Gbps operation 800mVp-p output swing with 30ps edge rates 28dB voltage gain with 5mVp-p
More informationSY58016L. Features. General Description. Applications. Package/Ordering Information. Pin Description
3.3V, 10Gbps Differential CML Line Driver/Receiver with Internal Termination General Description The is a high-speed, current mode logic (CML) differential receiver. It is ideal for interfacing with high
More informationFeatures. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 Input MUX and Internal Termination General Description The is a 2.5V low jitter, low skew, 1:12 LVDS fanout buffer optimized for precision telecom
More informationNOT RECOMMENDED FOR NEW DESIGNS
NOT RECOMMENDED FOR NEW DESIGNS ULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 400mV LVPECL FANOUT BUFFER FEATURES - Selects between 1 of 8 inputs, and provides 2 precision, low skew LVPECL
More information7GHz, 1:2 CML FANOUT BUFFER/TRANSLATOR WITH INTERNAL I/O TERMINATION
7GHz, 1:2 CML FANOUT BUFFER/TRANSLATOR WITH TERNAL I/O TERMATION Precision Edge FEATURES - Precision 1:2, 400mV CML fanout buffer - Low jitter performance: 49fs RMS phase jitter (typ) - Guaranteed AC performance
More informationSY89540U. General Description. Features. Typical Performance. Applications. Precision Low Jitter 4x4 LVDS Crosspoint Switch with Internal Termination
Precision Low Jitter 4x4 LVDS Crosspoint Switch with Internal Termination General Description The is a low-jitter, low skew, high-speed 4x4 crosspoint switch optimized for precision telecom and enterprise
More informationULTRA PRECISION DIFFERENTIAL CML 4:1 MUX WITH 1:2 FANOUT AND INTERNAL I/O TERMINATION
ULTRA PRECISION DIFFERENTIAL CML 4:1 MUX WITH 1:2 FANOUT AND TERNAL I/O TERMATION FEATURES Selects 1 of 4 differential inputs Provides two copies of the selected input Guaranteed AC performance over temperature
More informationFeatures. Applications. Markets
Low Voltage 1.2V/1.8V CML Differential Line Driver/Receiver 3.2Gbps, 3.2GHz General Description The is a fully-differential, low-voltage 1.2V/1.8V CML Line Driver/Receiver. The can process clock signals
More information3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER
3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER FEATURES Dual, fully differential 2:1 PECL/ECL multiplexer Guaranteed AC parameters over temperature/ voltage: > 3GHz f MAX (toggle) < 100ps within
More informationLVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver
19-2392; Rev ; 4/2 LVDS or LVTTL/LVCMOS Input to General Description The 125MHz, 14-port LVTTL/LVCMOS clock driver repeats the selected LVDS or LVTTL/LVCMOS input on two output banks. Each bank consists
More informationPRECISION 1:8 LVPECL FANOUT BUFFER WITH 2:1 RUNT PULSE ELIMINATOR INPUT MUX
PRECISION 1:8 LVPECL FANOUT BUFFER WITH 2:1 RUNT PULSE ELIMINATOR INPUT MUX FEATURES Selects between two clocks, and provides 8 precision, low skew LVPECL output copies Guaranteed AC performance over temperature
More information15 MHz, Rail-to-Rail, Dual Operational Amplifier OP262-EP
5 MHz, Rail-to-Rail, Dual Operational Amplifier OP262-EP FEATURES Supports defense and aerospace applications (AQEC standard) Military temperature range ( 55 C to +25 C) Controlled manufacturing baseline
More informationTOP VIEW MAX9111 MAX9111
19-1815; Rev 1; 3/09 EVALUATION KIT AVAILABLE Low-Jitter, 10-Port LVDS Repeater General Description The low-jitter, 10-port, low-voltage differential signaling (LVDS) repeater is designed for applications
More informationDual-Rate Fibre Channel Repeaters
9-292; Rev ; 7/04 Dual-Rate Fibre Channel Repeaters General Description The are dual-rate (.0625Gbps and 2.25Gbps) fibre channel repeaters. They are optimized for use in fibre channel arbitrated loop applications
More informationUltrafast Comparators AD96685/AD96687
a FEATURES Fast: 2.5 ns Propagation Delay Low Power: 118 mw per Comparator Packages: DIP, SOIC, PLCC Power Supplies: +5 V, 5.2 V Logic Compatibility: ECL 50 ps Delay Dispersion APPLICATIONS High Speed
More informationFeatures. Applications. Markets
Low Voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with /EN 3.2Gbps, 3.2GHz General Description The is a fully differential, low voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with active-low Enable (/EN).
More informationTOP VIEW. Maxim Integrated Products 1
19-2213; Rev 0; 10/01 Low-Jitter, Low-Noise LVDS General Description The is a low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single
More informationNOT RECOMMENDED FOR NEW DESIGNS. 3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER
NOT RECOMMENDED FOR NEW DESIGNS Micrel, Inc. 3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER FEATURES 2:1 PECL/ECL multiplexer Guaranteed AC-performance over temperature/ voltage >3GHz f MAX (toggle)
More information8-Bit, 100 MSPS 3V A/D Converter AD9283S
1.0 Scope 8-Bit, 100 MSPS 3V A/D Converter AD9283S This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535
More informationULTRA-PRECISION DIFFERENTIAL LVPECL 2:1 MUX with INTERNAL TERMINATION
ULTRA-PRECISION DIFFERENTIAL LVPECL 2:1 MUX with TERNAL TERMATION FEATURES Guaranteed AC performance over temperature and voltage: DC to 5Gbps data throughput DC to > 4GHz f MAX (clock) < 260ps propagation
More informationSY88993AL. Features. General Description. Applications. Markets. 3.3V 3.2Gbps High-Speed Limiting Post Amplifier with High Input Sensitivity
3.3V 3.2Gbps High-Speed Limiting Post Amplifier with High Input Sensitivity General Description The limiting post amplifier, with its wide bandwidth, is ideal for use as a post amplifier in fiber-optic
More informationHigh-Speed Data Communication LA302Z 10 GHz Differential Limiting Amplifier 16-pin Plastic QFN Package
High-Speed Data Communication LA302Z 10 GHz Differential Limiting Amplifier 16-pin Plastic QFN Package PRODUCT DESCRIPTION The LA302Z is an ultra-broadband fully differential limiting amplifier designed
More informationTEL: FAX: Electrical Specifications, (continued) Parameter Conditions Min. Typ. Max Units Output Rise / Fall Time Differential,
TEL:055-83396822 FAX:055-8336182 Typical Applications Features The is ideal for: Serial Data Transmission up to 26 Gbps High Speed Frequency Divider (up to 26 GHz) Broadband Test & Measurement RF ATE Applications
More informationUltrafast TTL Comparators AD9696/AD9698
a FEATURES 4.5 ns Propagation Delay 200 ps Maximum Propagation Delay Dispersion Single +5 V or 5 V Supply Operation Complementary Matched TTL Outputs APPLICATIONS High Speed Line Receivers Peak Detectors
More informationULTRA-PRECISION DIFFERENTIAL CML 2:1 MUX with INTERNAL I/O TERMINATION
ULTRA-PRECISION DIFFERENTIAL CML 2:1 MUX with TERNAL I/O TERMATION FEATURES Guaranteed AC performance over temperature and voltage: DC to > 10.7Gbps data throughput DC to > 7GHz f MAX (clock) < 240ps propagation
More informationULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 400mV LVPECL FANOUT BUFFER
ULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 400mV LVPECL FANOUT BUFFER FEATURES Selects between 1 of 8 inputs, and provides 2 precision, low skew LVPECL output copies Guaranteed AC performance
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK Typical Applications The is ideal
More informationSY89847U. General Description. Functional Block Diagram. Applications. Markets
1.5GHz Precision, LVDS 1:5 Fanout with 2:1 MUX and Fail Safe Input with Internal Termination General Description The is a 2.5V, 1:5 LVDS fanout buffer with a 2:1 differential input multiplexer (MUX). A
More informationPCKV MHz differential 1:10 clock driver
INTEGRATED CIRCUITS Supersedes data of 2001 Mar 16 File under Intergrated Circuits ICL03 2001 Jun 12 FEATURES ESD classification testing is done to JEDEC Standard JESD22. Protection exceeds 2000 V to HBM
More informationFeatures. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
3.3V 10.7Gbps CML Limiting Post Amplifier with TTL SD and /SD General Description The high-speed, limiting post amplifier is designed for use in fiber-optic receivers. The device connects to typical transimpedance
More informationLB4310. Dual Op Amp And Voltage Reference. General Description. Features. Applications. LB4310 Rev of /02/03.
General Description The LB4310 is a monolithic IC specifically designed to regulate the output current and voltage levels of switching battery chargers and power supplies The device contains two Op Amps
More informationFeatures. Applications. Markets
1GHz Precision, LVDS 3, 5 Clock Divider with Fail Safe Input and Internal Termination General Description The is a precision, low jitter 1GHz 3, 5 clock divider with an LVDS output. A unique Fail- Safe
More informationavailable options TA PACKAGED DEVICE FEATURES 40 C to 85 C ONET2501PARGT 2.5-Gbps limiting amplifier with LOS and RSSI
features Multi-Rate Operation from 155 Mbps Up to 2.5 Gbps Low Power Consumption Input Offset Cancellation High Input Dynamic Range Output Disable Output Polarity Select CML Data Outputs Receive Signals
More informationSY89297U. General Description. Features. Applications. Markets. 2.5/3.3V, 3.2Gbps Precision CML Dual-Channel Programmable Delay
2.5/3.3V, 3.2Gbps Precision CML Dual-Channel Programmable Delay General Description The is a DC-3.2Gbps programmable, twochannel delay line. Each channel has a delay range from 2ns to 7ns (5ns delta delay)
More informationSY88149HL. Features. General Description. Applications. Markets. 3.3V 1.25Gbps Burst-Mode Limiting Amplifier with Ultra-Fast Signal Assert Timing
3.3V 1.25Gbps Burst-Mode Limiting Amplifier with Ultra-Fast Signal Assert Timing General Description The is a high-sensitivity, burst-mode capable limiting post amplifier designed for Optical Line Terminal
More informationFeatures. Applications. Markets
Precision LVPECL Runt Pulse Eliminator 2:1 MUX with 1:2 Fanout and Internal Termination General Description The is a low jitter PECL, 2:1 differential input multiplexer (MUX) optimized for redundant source
More informationIXYS IXI848A. High-Side Current Monitor. General Description. Features: Applications: Ordering Information. General Application Circuit
High-Side Current Monitor Features: High-Side Current Sense Amplifier 2.7V to 60V Input Range 0.7 Typical Full Scale Accuracy Scalable Output Voltage SOIC Package Applications: Power Management Systems
More informationFeatures. Applications. Markets
Precision Low-Power Dual 2:1 LVPECL MUX with Internal Termination General Description The features two, low jitter 2:1 differential multiplexers with 100K LVPECL (800mV) compatible outputs, capable of
More informationSY56216R. General Description. Features. Applications. Functional Block Diagram. Markets
Low Voltage 1.2V/1.8V/2.5V CML Dual Channel Buffer 4.5GHz/6.4Gbps with Equalization General Description The is a fully-differential, low-voltage 1.2V/1.8V/2.5V CML Dual Channel Buffer with input equalization.
More informationFeatures. Applications. Markets
Precision LVPECL Runt Pulse Eliminator 2:1 Multiplexer General Description The is a low jitter PECL, 2:1 differential input multiplexer (MUX) optimized for redundant source switchover applications. Unlike
More informationMAX3942 PWC+ PWC- MODSET. 2kΩ + V MODSET - L1 AND L2 ARE HIGH-FREQUENCY FERRITE BEADS REPRESENTS A CONTROLLED-IMPEDANCE TRANSMISSION LINE.
19-2934; Rev 1; 6/7 1Gbps Modulator Driver General Description The is designed to drive high-speed optical modulators at data rates up to 1.7Gbps. It functions as a modulation circuit, with an integrated
More information5.5GHz 1:4 FANOUT BUFFER/ TRANSLATOR w/400mv LVPECL OUTPUTS AND INTERNAL INPUT TERMINATION. Precision Edge SY58022U FEATURES DESCRIPTION APPLICATIONS
5.5GHz 1:4 FANOUT BUFFER/ TRANSLATOR w/400mv LVPECL OUTPUTS AND TERNAL PUT TERMATION FEATURES Precision 1:4, 400mV LVPECL fanout buffer Guaranteed AC performance over temperature and voltage: > 5.5GHz
More informationFeatures. Applications. Markets
2GHz, Low-Power, 1:6 LVPECL Fanout Buffer with 2:1 Input MUX and Internal Termination General Description The is a 2.5V/3.3V precision, high-speed, 1:6 fanout capable of handling clocks up to 2.0GHz. A
More informationTSV611, TSV611A, TSV612, TSV612A
TSV611, TSV611A, TSV612, TSV612A Rail-to-rail input/output 10 µa, 120 khz CMOS operational amplifiers Applications Datasheet - production data Out1 1 In1-2 In1+ 3 TSV611ILT - TSV611ICT In+ 1 5 V CC+ +
More informationHMC959LC3 HIGH SPEED LOGIC - SMT. 26 GHz, DIVIDE-BY-4 WITH RESET & PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications. Features. Functional Diagram
HMC959LC Typical Applications Features The HMC959LC is ideal for: High Speed Frequency Divider (up to 26 GHz) Broadband Test & Measurement Clock Synthesis Phase Locked Loops Functional Diagram Electrical
More informationNOT RECOMMENDED FOR NEW DESIGNS. Features. Applications. Markets
NOT RECOMMENDED FOR NEW DESIGNS Low Voltage 1.2V/1.8V/2.5V CML 2x2 Crosspoint Switch 6.4Gbps with Equalization General Description The is a fully-differential, low-voltage 1.2V/1.8V/2.5V CML 2x2 crosspoint
More informationFeatures. Applications. Markets
Low oltage 1.2/1.8 CML 2:1 MUX 3.2Gbps, 2.5GHz General Description The is a fully differential, low voltage 1.2/1.8 CML 2:1 MUX. The can process clock signals as fast as 3.2GHz or data patterns up to 3.2Gbps.
More information4GHz, 1:4 LVPECL FANOUT BUFFER/ TRANSLATOR WITH INTERNAL TERMINATION
4GHz, 1:4 LVPECL FANOUT BUFFER/ TRANSLATOR WITH TERNAL TERMATION FEATURES Precision 1:4, LVPECL fanout buffer Guaranteed AC performance over temperature/ voltage: >4GHz f MAX (clock)
More informationIDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET IDT9170B Description The IDT9170B generates an output clock which is synchronized to a given continuous input clock with zero delay (±1ns at 5 V VDD). Using IDT s proprietary phase-locked loop
More informationHMC722LP3E HIGH SPEED LOGIC - SMT. 13 Gbps, FAST RISE TIME AND/NAND/OR/NOR GATE, w/ PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications.
Typical Applications Features The HMC722LPE is ideal for: RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 1 Gbps Digital Logic Systems up to 1 GHz NRZ-to-RZ Conversion Functional
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK Typical Applications Features The
More information5V/3.3V 2.5Gbps LASER DIODE DRIVER
5V/3.3V 2.5Gbps LASER DIODE DRIVER FEATURES DESCRIPTION Up to 2.5Gbps operation 30mA modulation current Separate modulation control Separate output enable for laser safety Differential inputs for data
More informationNOT RECOMMENDED FOR NEW DESIGNS
NOT RECOMMENDED FOR NEW DESIGNS 2.5V/3.3V 2.5GHz DIFFERENTIAL 2-CHANNEL PRECISION CML DELAY LINE FEATURES Guaranteed AC parameters over temp and voltage > 2.5GHz f MAX < 384ps prop delay < 120ps t r /t
More informationFeatures. Applications
Ultra-Precision 1:8 LVDS Fanout Buffer with Three 1/ 2/ 4 Clock Divider Output Banks Revision 6.0 General Description The is a 2.5V precision, high-speed, integrated clock divider and LVDS fanout buffer
More informationSY89850U. General Description. Features. Typical Application. Applications. Markets
Precision Low-Power LVPECL Line Driver/Receiver with Internal Termination General Description The is a 2.5V/3.3V precision, high-speed, differential receiver capable of handling clocks up to 4GHz and data
More informationFour-Channel Sample-and-Hold Amplifier AD684
a FEATURES Four Matched Sample-and-Hold Amplifiers Independent Inputs, Outputs and Control Pins 500 ns Hold Mode Settling 1 s Maximum Acquisition Time to 0.01% Low Droop Rate: 0.01 V/ s Internal Hold Capacitors
More information